Stony Brook University



OFFICIAL COPY

The official electronic file of this thesis or dissertation is maintained by the University Libraries on behalf of The Graduate School at Stony Brook University.

© All Rights Reserved by Author.

Investigating the Tolerance of Wirelessly Powered Charge-Recycling Logic to Power-Clock Phase Difference Deviations

A Thesis Presented

by

Sushil Panda

 to

The Graduate School

in Partial Fulfillment of the

Requirements

for the Degree of

Master of Science

 in

Electrical Engineering

STONY BROOK UNIVERSITY

May 2016

Stony Brook University

The Graduate School

Sushil Panda

We, the thesis committee for the above candidate for the

Master of Science degree, hereby recommend

acceptance of this thesis

Emre Salman - Thesis Advisor Assistant Professor, Department of Electrical and Computer Engineering

Milutin Stanacevic - Thesis Co-Advisor Associate Professor, Department of Electrical and Computer Engineering

Peter Milder - Second Reader Assistant Professor, Department of Electrical and Computer Engineering

This thesis is accepted by the Graduate School

Charles Taber Dean of the Graduate School

Abstract of the thesis

Investigating the Tolerance of Wirelessly Powered Charge-Recycling Logic to Power-Clock Phase Difference Deviations

by

Sushil Panda

Master of Science

 \mathbf{in}

Electrical Engineering

Internet-of-things (IoT) has emerged as an exciting application domain for semiconductor electronics. Recently, a new circuit design framework has been developed where charge-recycling circuits were leveraged to wirelessly power IoT based devices. Most of the existing charge-recycling circuits require multiple AC signals (referred to as powerclock signals) with certain phase difference to operate. The primary objective of this thesis is to investigate the tolerance of wirelessly powered charge-recycling circuits to non-ideal phase differences among power-clock signals. The operation principle of the most common charge-recycling (also referred to as adiabatic) circuits is described. The power consumed by efficient charge recovery logic (ECRL), complementary energy path adiabatic logic (CEPAL) and static CMOS logic are compared. The circuit considered for power comparison is a 16-bit carry select adder (CSA) and results verify that the charge-recycling operation consumes less power as compared to static CMOS logic which is in coherence with the theoretical expectation. In ECRL, each stage receives a powerclock signal that ideally should be 90° ahead of the power-clock signal of the previous stage. The VDD counterpart of static CMOS is the power-clock signal whereas the GND remains the same. In CEPAL, each logic gate employs two power-clock signals with 180° phase difference. These power-clock signals correspond to the VDD and GND in static CMOS. The 16-bit carry select adder (designed in both ECRL and CEPAL) was used to investigate the effect of non-ideal phase differences on power consumption and accuracy. The tolerance of each charge-recycling logic to phase difference deviation has been quantified. For ECRL logic, a deviation of up to 30° does not affect the power consumption and functionality, irrespective of the power-clock frequency. If the phase difference deviation is higher than 30°, the power consumption significantly increases, but functionality is maintained. However for CEPAL, the tolerable deviation is inversely proportional with the power-clock frequency. For example, for a power-clock frequency of 10 MHz, CEPAL operates correctly until a phase difference deviation of 30° whereas for power-clock frequency of 30 MHz, CEPAL fails if the phase difference affects the functionality rather than the power consumption. To my dearest parents Banalata Panda and Parameswar Panda...

Contents

Abstract	iii
Dedicatory	v
List of Figures	viii
List of Tables	xi
Acknowledgements	xiii

1	INT	[ROD]	UCTION	۸ ۷	1
	1.1	Syner	gy Betwee	en Wireless Power Harvesting and Charge-Recycling Circuit	3
2	BA	CKGR	OUND	ON CHARGE-RECYCLING	5
	2.1	Power	Consum	ption: A Quantitative Approach	5
		2.1.1	Power C	Consumption in Static CMOS	5
		2.1.2	Power C	Consumption in Charge-Recycling Circuits	6
	2.2	Types	of Charg	e-Recycling logic	8
		2.2.1	Efficient	Charge Recovery Logic (ECRL)	8
		2.2.2	Positive	Feedback Adiabatic Logic (PFAL)	10
		2.2.3	Clocked	Adiabatic Logic (CAL)	10
		2.2.4	Comple	mentary Pass Transistor Adiabatic Logic (CPAL)	11
		2.2.5	Quasi S	tatic Energy Recovery Logic (QSERL)	12
		2.2.6	Complex	mentary Energy Path Adiabatic Logic (CEPAL)	13
3	16-]	BIT A	DDER I	DESIGN USING CHARGE-RECYCLING LOGIC	14
	3.1	Circui	t Archite	cture	14
		3.1.1	Static C	MOS based 16-bit CSA	15
			3.1.1.1	Design of 1-bit FA	15
			3.1.1.2	Design of 4-bit Ripple Carry Adder	15
			$3.1.1.2 \\ 3.1.1.3$	Design of 4-bit Ripple Carry Adder	15 17
			3.1.1.2 3.1.1.3 3.1.1.4	Design of 4-bit Ripple Carry AdderDesign of 16-bit Carry Select AdderSimulation Setup for Evaluating Functionality	15 17 19
		3.1.2	3.1.1.2 3.1.1.3 3.1.1.4 ECRL b	Design of 4-bit Ripple Carry Adder	15 17 19 19
		3.1.2	3.1.1.2 3.1.1.3 3.1.1.4 ECRL b 3.1.2.1	Design of 4-bit Ripple Carry AdderDesign of 16-bit Carry Select AdderSimulation Setup for Evaluating FunctionalityDesign of 16-bit CSADesign of 1-bit FA:	15 17 19 19 19
		3.1.2	3.1.1.2 3.1.1.3 3.1.1.4 ECRL k 3.1.2.1 3.1.2.2	Design of 4-bit Ripple Carry Adder Design of 16-bit Carry Select Adder Simulation Setup for Evaluating Functionality Dased 16-bit CSA Design of 1-bit FA: Design of 4-bit Carry Ripple Adder	15 17 19 19 19 24
		3.1.2	3.1.1.2 3.1.1.3 3.1.1.4 ECRL k 3.1.2.1 3.1.2.2 3.1.2.3	Design of 4-bit Ripple Carry Adder Design of 16-bit Carry Select Adder Simulation Setup for Evaluating Functionality Dased 16-bit CSA Design of 1-bit FA: Design of 4-bit Carry Ripple Adder Design of 16-bit Carry Select Adder	15 17 19 19 19 24 28
		3.1.2 3.1.3	3.1.1.2 3.1.1.3 3.1.1.4 ECRL & 3.1.2.1 3.1.2.2 3.1.2.3 CEPAL	Design of 4-bit Ripple Carry Adder Design of 16-bit Carry Select Adder Simulation Setup for Evaluating Functionality Dased 16-bit CSA Design of 1-bit FA: Design of 4-bit Carry Ripple Adder Design of 16-bit Carry Select Adder Design of 16-bit Carry Select Adder Design of 16-bit Carry Select Adder	15 17 19 19 19 24 28 28

	3.1.3.2 Design of 4-bit Carry Ripple Adder	29
	3.1.3.3 Design of 16-bit Carry Select Adder	31
	3.1.3.4 Simulation Setup for Evaluating Functionality	31
	3.2 Simulation Setup and Results for Power Consumption $\ldots \ldots \ldots \ldots$	31
4	EFFECTS OF NON-IDEAL POWER-CLOCK PHASE DIFFERENCE	}
	ON CIRCUIT CHARACTERISTICS	34
	4.1 Simulation Setup	34
	4.2 Output and Power Consumption Analysis	35
	4.2.1 ECRL	35
	4.2.2 CEPAL	45
5	CONCLUSION	49
Bi	bliography	51

 $\mathbf{54}$

Appendix A: Schematic Figures

List of Figures

1.1	Various intervals of operation for charge-recycling circuits	2
1.2	Conceptual diagram for wireless power harvesting	3
2.1	Static CMOS inverter with load capacitance.	6
2.2	An example of adjabatic inverter with load capacitance.	7
2.3	ECBL inverter.	8
2.4	ECRL inverter input and output signals.	9
2.5	Cascaded ECRL inverter with power-clock signal for each stage.	9
2.6	PFAL inverter.	10
2.7	CAL inverter	11
2.8	CAL inverter waveforms.	11
2.9	CPAL inverter.	11
2.10	QSERL inverter with ideal diodes and diode connected transistors	12
2.11	CEPAL inverter.	13
3.1	Hierarchical carry select adder design.	15
3.2	Propagate/Generate logic for 1-bit full adder	16
3.3	28-transistor mirror 1-bit full adder.	16
3.4	4-bit static CMOS carry ripple adder circuit.	16
3.5	4-bit static CMOS carry select adder.	17
3.6	16-bit static CMOS carry select adder	18
3.7	Static CMOS 1-bit full adder input and output	20
3.8	Generalized ECRL circuit.	21
3.9	ECRL AND circuit.	21
3.10	ECRL OR circuit.	21
3.11	ECRL XOR circuit.	21
3.12	ECRL 2:1 MUX circuit.	21
3.13	ECRL 1-bit FA using the propagate/generate logic	22
3.14	ECRL 1-bit mirror adder	22
3.15	ECRL circuit for implementation of carry evaluation in mirror adder	23
3.16	ECRL circuit for implementation of sum evaluation in mirror adder	23
3.17	Symbol for 1-bit ECRL mirror adder.	24
3.18	ECRL 1-bit full adder input and output.	25
3.19	ECRL 4-bit adder using propagate/generate logic.	26
3.20	ECRL 4-bit adder using mirror adder logic. Note that the buffers needed	~ ~
	to ensure synchronous operation are not shown.	26
3.21	16-bit carry select adder with ECRL logic	27
3.22	A generalized representation of CEPAL.	28

3.23	Cascaded CEPAL topology.	29
3.24	CEPAL 1-bit full adder input and output signals	30
3.25	Power consumed by 16-bit CSA employing 1-bit adder with mirror logic	33
3.26	Power consumed by 16-bit CSA employing 1-bit adder with propagate/-	
	generate logic.	33
4.1	Phase differences (in $^{\circ}$) we remain consumed (in ψW) by each neuron clock	
4.1	Phase difference (iii) vs. power consumed (iii μ w) by each power-clock signal for power clock frequency 10 MHz	20
1 2	Signal for power-clock frequency to MHz. \dots	- 30
4.2	signal for power-clock frequency 13.56 MHz	38
43	Phase difference (in °) vs power consumed (in μ W) by each power-clock	00
1.0	signal for power-clock frequency 50 MHz	41
4.4	Phase difference (in °) vs. power consumed (in μ W) by each power-clock	
	signal for power-clock frequency 100 MHz.	41
4.5	Overall power consumption in μW (summation of the power consumed	
	by each power-clock signal) vs. phase difference (in °) for 10 MHz power-	
	clock frequency when only the phase difference of one power-clock signal	
	varies (with respect to the following power-clock signal)	43
4.6	Overall power consumption in μW (summation of the power consumed	
	by each power-clock signal) vs. phase difference (in $^\circ)$ for 13.56 MHz	
	power-clock frequency when only the phase difference of one power-clock	
	signal varies (with respect to the following power-clock signal)	43
4.7	Overall power consumption in μW (summation of the power consumed	
	by each power-clock signal) vs. phase difference (in °) for 50 MHz power-	
	clock frequency when only the phase difference of one power-clock signal varies (with respect to the following power clock signal)	4.4
1 8	Varies (with respect to the following power-clock signal). $\dots \dots \dots$	44
4.0	each power-clock signal) vs phase difference (in °) for 100 MHz power-	
	clock frequency when only the phase difference of one power-clock signal	
	varies (with respect to the following power-clock signal).	44
4.9	Power consumed vs. phase difference for CEPAL operating at 10 MHz	
	power-clock frequency.	46
4.10	Power consumed vs. phase difference for CEPAL operating at 13.56 MHz	
	power-clock frequency.	47
4.11	Power consumed vs. phase difference for CEPAL operating at 30 MHz	
	power-clock frequency.	48
F 1	Static CMOS 1 bit full adder employing propagate/generate logic	54
Е.1 Е 9	Static CMOS 1-bit full adder employing 28 transistor mirror logic	55
E.2 E.3	Static CMOS 4 bit carry ripple full adder	55
E.J	Static CMOS 4-bit carry reprie full adder	56
Б.4 Б.5	Static CMOS 4-bit carry select full adder	57
E.5 F.6	ECRI buffer circuit	59
$\mathbf{E.7}$	ECRL AND circuit	- 00 58
E 8	ECRL OR circuit	50
E.0	ECRI XOR circuit	- 60 - 60
E 10	ECBL mulitplever circuit	60
E 11	ECBL carry generator circuit of 28-transistor mirror adder	61
E 19	ECBL mum generator circuit of 28-transistor mirror adder	61
1.14	Detter mum generator encure of 20-transistor mintor auter	01

$\rm E.13~ECRL$ 4-bit carry ripple adder employing propagate generate logic	С	•		62
E.14 ECRL 4-bit carry ripple adder employing mirror adder logic		•		63
E.15 ECRL 4-bit carry select adder		•		64
E.16 ECRL 16-bit carry select adder \ldots		•		65
E.17 CEPAL inverter circuit		•		66
E.18 CEPAL NAND circuit		•		67
E.19 CEPAL NOR circuit		•		68
E.20 CEPAL XOR circuit		•		69
E.21 CEPAL multiplexer circuit		•		69
E.22 CEPAL 1-bit full adder employing 28-transistor mirror logic		•		70

List of Tables

3.1	Power consumed by static CMOS 16-bit CSA	32
3.2	Power consumed by ECRL 16-bit CSA.	32
3.3	Power consumed by CEPAL 16-bit CSA	32
4.1	Power (in μW) consumed by each of the four power-clock signals at 10	
	MHz while the phase difference between PC1 and PC2 varies from 40° to	
	140°. The correct phase difference is 90° .	37
4.2	Power (in μ W) consumed by each of the four power-clock signals at 10	
	MHz while the phase difference between PC2 and PC3 varies from 40° to	
	140°. The correct phase difference is 90° .	37
4.3	Power (in μ W) consumed by each of the four power-clock signals at 10	
	MHz while the phase difference between PC3 and PC4 varies from 40° to	
	140°. The correct phase difference is 90° .	37
4.4	Power (in μ W) consumed by each of the four power-clock signals at 10	
	MHz while the phase difference between PC4 and PC1 varies from 40° to	
	140°. The correct phase difference is 90° .	37
4.5	Power (in μ W) consumed by each of the four power-clock signals at 13.56	
	MHz while the phase difference between PC1 and PC2 varies from 40° to	
	140°. The correct phase difference is 90° .	39
4.6	Power (in μ W) consumed by each of the four power-clock signals at 13.56	
	MHz while the phase difference between PC2 and PC3 varies from 40° to	
	140°. The correct phase difference is 90° .	39
4.7	Power (in μ W) consumed by each of the four power-clock signals at 13.56	
	MHz while the phase difference between PC3 and PC4 varies from 40° to	
	140°. The correct phase difference is 90° .	39
4.8	Power (in μ W) consumed by each of the four power-clock signals at 13.56	
	MHz while the phase difference between PC4 and PC1 varies from 40° to	
	140°. The correct phase difference is 90° .	39
4.9	Power (in μ W) consumed by each of the four power-clock signals at 50	
	MHz while the phase difference between PC1 and PC2 varies from 40° to	
	140°. The correct phase difference is 90° .	40
4.10	Power (in μ W) consumed by each of the four power-clock signals at 50	
	MHz while the phase difference between PC2 and PC3 varies from 40° to	
	140°. The correct phase difference is 90° .	40
4.11	Power (in μ W) consumed by each of the four power-clock signals at 50	
	MHz while the phase difference between PC3 and PC4 varies from 40° to	
	140°. The correct phase difference is 90° .	40

4.12	Power (in μ W) consumed by each of the four power-clock signals at 50	
	MHz while the phase difference between PC4 and PC1 varies from 40° to	
	140°. The correct phase difference is 90° .	40
4.13	Power (in μ W) consumed by each of the four power-clock signals at 100	
	MHz while the phase difference between PC1 and PC2 varies from 40° to	
	140°. The correct phase difference is 90° .	42
4.14	Power (in μ W) consumed by each of the four power-clock signals at 100	
	MHz while the phase difference between PC2 and PC3 varies from 40° to	
	140°. The correct phase difference is 90° .	42
4.15	Power (in μ W) consumed by each of the four power-clock signals at 100	
	MHz while the phase difference between PC3 and PC4 varies from 40° to	
	140°. The correct phase difference is 90° .	42
4.16	Power (in μ W) consumed by each of the four power-clock signals at 100	
	MHz while the phase difference between PC4 and PC1 varies from 40° to	
	140°. The correct phase difference is 90° .	42
4.17	Power consumed (in μ W) by CEPAL 16-bit CSA for various phase differ-	
	ences (in °) operating at 10 MHz power-clock frequency	45
4.18	Power consumed (in μ W) by CEPAL 16-bit CSA for various phase differ-	
	ences (in °) operating at 13.56 MHz power-clock frequency	47
4.19	Power consumed (in μ W) by CEPAL 16-bit CSA for various phase differ-	
	ences (in °) operating at 30 MHz power-clock frequency	48

Acknowledgements

My journey towards the Masters degree has been a really memorable one with some awesome persons coming into my life. The special mention of course goes to my thesis advisors Professor Emre Salman and Professor Milutin Stanacevic.

Their constant guidance and continuous support made this difficult task really simple and smooth. They showed me how to approach a problem in a methodical and conceptual way. And of course the academic teachings imparted are more than valuable to me as they are going to be the ones on which I will be building my career. Words, for sure, will not be sufficient to express my gratitude towards both of them.

I am also thankful to Tutu Wan, PhD student, for all his help whenever I needed. His knowledge and helping nature is truly commendable.

Last but definitely not the least, I am thankful to my parents for their never-ending support and unconditional love towards me. I will do anything and everything to bring a smile on their face and strive all my life to make them proud. Love you and thank you.

Chapter 1

INTRODUCTION

As of 2015, 5.5 billion transistors can be integrated on a commercially available CPU [1]. Following Moore's Law, the total number of transistors on an integrated circuit has almost doubled every two, and most recently three years. With the increasing number of transistors and the Dennard scaling paradigm hitting the utilization wall, the power consumption has become a major concern [2]. Various techniques such as voltage scaling, minimizing interconnect capacitance by compact layout, clock gating, and power gating have been proposed to reduce power consumption in static CMOS circuits [3].

The output signals in static CMOS are obtained by either charging or discharging the output capacitance [4]. During the process of output evaluation, the charge is either drawn from the power source, thereby charging the output node capacitance to obtain logic one or transmitted to the ground, thereby discharging the output node capacitance to obtain a logic zero. This process of charging and discharging the output capacitance is irreversible.

Thermodynamically, a process that does not involve the transfer of heat or matter into or out of a system is called an adiabatic process [5]. In the world of very large scale integration (VLSI), the charge can be considered analogous to matter and hence an adiabatic circuit can be defined as a circuit that does not involve any charge dissipation at the load capacitance [6]. Since there is no charge dissipation, the energy dissipated at the load capacitance is zero. There is however energy dissipation across the on-resistance of the transistors. The zero energy dissipation at the load capacitance is possible only when the charge that has been transferred to the output node capacitance is given back to the power source rather than being dissipated to ground. This phenomenon can be achieved by employing various circuit topologies referred to as charge-recycling or adiabatic circuits [7]. The charge-recycling circuits operate with a trapezoidal or AC power supply referred to as power-clock signal (PC). There can be single or multiple PCs in a particular logic [8]. In charge-recycling logic with multiple PCs, a certain phase difference should be maintained between the PCs in order to obtain the desired operation.

The operation of charge-recycling circuits, in general, can be divided into four intervals:

- 1. Evaluation (E): During the *evaluation* interval, the output is evaluated from the stable input signals.
- 2. Hold (H): During the *hold* interval, the outputs are maintained constant to provide stable inputs to the subsequent stage.
- 3. Recover (R): Energy is recovered during the *recover* interval.
- 4. Wait (W): To maintain the symmetry in the signal a *wait* interval is inserted as symmetric signals are easier to generate.

Figure 1.1 represents the various intervals of operation for charge-recycling circuits.



FIGURE 1.1: Various intervals of operation for charge-recycling circuits [9].

Depending on the number of power-clock signals employed in the circuit, the number of intervals can change and two or more of the above intervals can be combined to form one interval for the circuit [10].

1.1 Synergy Between Wireless Power Harvesting and Charge-Recycling Circuit

Charge-recycling circuits have been investigated since 1990s, but have not become a mainstream design method due to the following reasons:

- 5. The power-clock signals are AC signals and the process of converting the DC signal into multiple AC signals is highly lossy, sacrificing most of the energy saved during operation.
- 6. The charge-recycling circuits operate at a much lower frequency as compared to the static CMOS circuits.

Since the charge-recycling circuits employ AC signals to operate and the wirelessly harvested power is in the form of an AC signal, a unique synergy exists between charge-



FIGURE 1.2: Conceptual diagram for wireless power harvesting [11].

recycling circuits and wireless power harvesting [11]. Figure 1.2 is a conceptual diagram which shows the conventional and the recently proposed wireless power harvesting technique. The proposed technique eliminates the highly lossy rectifier and regulator. Instead, a phase shifter is used that provides the required power-clock signals with desired phase difference. These multiple AC signals are directly used by the charge-recycling logic.

An issue that needs further investigation is the effect of non-ideality (which can be exhibited by phase shifter) on the power consumption and functionality. This thesis is aimed at investigating this non-ideality in the phase difference and determine the tolerable deviation that does not significantly affect the power consumption and functionality. The primary operating frequency is 13.56 MHz which is one of the RFID operating frequencies.

The thesis is organized as follows. Chapter 2 presents a theoretical comparison of power consumed by static CMOS and charge-recycling circuits, followed by a brief insight into the types and operation of various adiabatic logic families. Chapter 3 focuses on two of the adiabatic logic families and comparison with static CMOS topology in terms of operation and power consumption. Chapter 4 describes the simulation results about the relationship among the power-clock phase difference deviation, power consumption and power-clock frequency for two charge-recycling logic families. Finally, Chapter 5 has the concluding remarks.

Chapter 2

BACKGROUND ON CHARGE-RECYCLING

In this chapter, the power consumed by CMOS and charge-recycling circuits is compared followed by the operation principle of common charge-recycling logic circuits. The power consumption comparison also describes how charge-recycling circuits consume low power at the expense of low operating frequency.

2.1 Power Consumption: A Quantitative Approach

2.1.1 Power Consumption in Static CMOS

First, a static CMOS inverter is observed for power consumption over a period of time t_1 to t_2 . Figure 2.1 shows a static CMOS inverter with a load capacitance C at the output. The capacitor is either charged or discharged depending on whether the PMOS or NMOS is on [7]. Amount of charge stored in the capacitor is given as $Q = CV_{dd}$ and the energy consumed from the source is given as

$$E_{V_{dd}} = QV_{dd} = CV_{dd}^2. \tag{2.1}$$

Energy stored at the load capacitor is

$$E_C = \frac{1}{2} C V_{dd}^2.$$
 (2.2)



FIGURE 2.1: Static CMOS inverter with load capacitance.

Overall energy dissipated in the PMOS transistor is given as

$$E_{diss} = E_{V_{dd}} - E_C = \frac{1}{2}CV_{dd}^2.$$
 (2.3)

The energy dissipation of a switching event in static CMOS gate is

$$E_{CMOS} = \alpha \frac{1}{2} C V_{dd}^2, \qquad (2.4)$$

where α is the switching probability. Over a period of time from t_1 to t_2 , the power consumed is

$$P = \frac{1}{T} E_{CMOS},\tag{2.5}$$

where $T = t_2 - t_1$.

2.1.2 Power Consumption in Charge-Recycling Circuits

Power consumed by charging a capacitor adiabatically can be calculated by considering the circuit shown in Figure 2.2 [7, 12, 13]. If *in* is initially 1, N1 is on which causes P2 to turn on. Assuming the on-resistance of a transistor is R and power-clock signal $\phi=v(t)$ goes from 0 to V_{dd} gradually over a time T, a small voltage difference $v_R(t)$ is maintained



FIGURE 2.2: An example of adiabatic inverter with load capacitance.

across the transistor. Since the voltage build up across the capacitor is gradual, $v_C(t)$ follows power-clock signal, thereby $v_C(t) \approx v(t)$. Hence, the current in the circuit is given as

$$i(t) = C \frac{dv(t)}{d(t)} = C \frac{V_{dd}}{T}.$$
 (2.6)

Energy consumed while charging the load capacitor is

$$E = \int_0^T p(t) dt = \int_0^T v(t)i(t) dt = \int_0^T (v_R(t) + v_C(t))i(t) dt.$$
 (2.7)

Over one clock cycle, the integral of $v_C(t)i(t)$ is zero as there is no energy dissipated across the capacitor, attributed to the recovery of the charge. Hence the overall energy consumed because of the on-resistance R of the transistor is given as

$$E = \int_0^T R \frac{C^2 V_{dd}^2}{T^2} dt = \frac{RC}{T} C V_{dd}^2.$$
 (2.8)

As one complete cycle consists of charging and recovery, the same amount of energy is dissipated twice across the on-resistance, thereby the total energy dissipation in the charge-recycling logic is

$$E_{AL} = 2\frac{RC}{T}CV_{dd}^2.$$
(2.9)

Equation (2.9) shows that the total energy is a function of operating frequency. Thus, unlike static CMOS where dynamic energy consumption is independent of frequency, in adiabatic logic, a lower operating frequency reduces the energy dissipation. A minimum transition time T for which the adiabatic circuits are more efficient than static CMOS

$$T > \frac{4RC}{\alpha},\tag{2.10}$$

where α is the switching probability of static CMOS circuit, R is the on-resistance of the transistor in the adiabatic circuit and C is the load capacitance [7].

2.2 Types of Charge-Recycling logic

This section describes the operation of an inverter in several charge-recycling logic families [14–17].

2.2.1 Efficient Charge Recovery Logic (ECRL)

Figure 2.3 shows an ECRL inverter and the power-clock signal ϕ [7, 18, 19]. It is assumed that *in* is at logic high and \overline{in} is at logic low. When power-clock signal ϕ rises



FIGURE 2.3: ECRL inverter.

from 0 to V_{dd} , out is at 0 as N1 is on thereby P2 is on. As ϕ goes above V_{tp} , P2 starts

conducting and \overline{out} follows ϕ . As ϕ reaches V_{dd} , both out and \overline{out} are at valid logic and this state is held until ϕ maintains its state at V_{dd} . Once ϕ starts falling from V_{dd} to 0, the charge stored at load capacitance is transferred back to the power supply but only until P2 turns off (ϕ falls to V_{tp}). Lastly, ϕ is held at 0 for an equal amount of time to maintain symmetry in the power-clock signal. Figure 2.4 shows the input and output waveforms of an ECRL inverter. In case of cascaded gates in ECRL, the power-



FIGURE 2.4: ECRL inverter input and output signals.



FIGURE 2.5: Cascaded ECRL inverter with power-clock signal for each stage.

clock signals of two consecutive stages have a 90° phase difference. Figure 2.5 shows the power-clock signals for a 4-stage cascaded logic assuming that the power-clock signal is trapezoidal. The detailed operation and relevance of power-clock phase difference are discussed in the next chapter.

2.2.2 Positive Feedback Adiabatic Logic (PFAL)

Figure 2.6 shows a PFAL inverter and the supply power-clock signal ϕ [7, 20]. Initially, when *in* is at 1, N4 is on, thereby \overline{out} follows power-clock signal ϕ which switches N2



FIGURE 2.6: PFAL inverter.

on. Switching N2 on pulls *out* to 0. *Out* is the input to P1 hence P1 is on, thereby ensuring \overline{out} remains at V_{dd} as long as ϕ is at V_{dd} . Once ϕ starts falling to 0, \overline{out} follows power-clock signal and starts discharging. Since *out* is held at 0, there exists a path for the complete discharge of \overline{out} unlike ECRL inverter. When ϕ is held at 0, \overline{out} follows power-clock signal and *out* is still at 0. *out* starts following power-clock signal only when \overline{in} changes to 1, i.e., *in* switches to 0. Similar to ECRL, PFAL also has a 90° phase difference between consecutive stages of logic.

2.2.3 Clocked Adiabatic Logic (CAL)

Figure 2.7 shows a CAL inverter with a power-clock signal ϕ and auxiliary timing control signal CX [21]. CX controls transistors N4 and N6 which are in series with logic transistors N3 and N5, respectively. When CX is high, logic evaluation is enabled. For in = 0, N5 is on because of which \overline{out} is pulled down to logic 0. Since gate of P1 is connected to \overline{out} , out follows ϕ . If the auxiliary clock becomes 0, the previously stored logic state is maintained at the output irrespective of the inputs. Figure 2.8 shows the waveform response of CAL inverter [21]. All logic stages are supplied with the same power-clock signal and logic evaluation is enabled at every other logic stage by the auxiliary clock. Hence, CAL takes in new input every other power-clock cycle.



FIGURE 2.7: CAL inverter.



FIGURE 2.8: CAL inverter waveforms.

2.2.4 Complementary Pass Transistor Adiabatic Logic (CPAL)

A CPAL inverter is illustrated in Figure 2.9 [22]. The circuit consists of two main parts:



FIGURE 2.9: CPAL inverter.

the logic function and the load driven circuit. The transistors N1 to N4 constitute the

logic circuit employing the complementary pass transistor logic. The load driven circuit comprises of two transmission gates (N5, P1) and (N6, P2). The transistors N7 and N8 act as the clamp transistors with the main purpose of making the undriven output node grounded. The node X follows *in* and Y follows *inb*, hence when *in* is 1, X follows *in* and switches on N5, thereby allowing \overline{out} to follow power-clock signal ϕ . When ϕ rises from 0 to V_{dd} , \overline{out} goes to logic 1 and switches N8 on, thereby pulling *out* to 0. And since *out* is connected to gate of P1, it further enhances the charging process of \overline{out} node. Similar to ECRL, cascaded CPAL requires multiple PCs with 90° phase difference.

2.2.5 Quasi Static Energy Recovery Logic (QSERL)

QSERL has an ideal diode that is connected between the source node of transistors and power line, as shown in Figure 2.10 [10]. The ideal diodes are replaced by diode



FIGURE 2.10: QSERL inverter with ideal diodes and diode connected transistors.

connected transistors and the power lines have AC power supplies (power-clock signals) which are 180° phase apart. For In = 0, the logic PMOS is on and as the PC goes from 0 to Vdd, the PMOS diode becomes forward biased, thereby Out follows the power-clock signal PC. For a cascaded QSERL logic, the power lines need to be switched for every other stage, i.e., if stage 1 PMOS diode receives PC, the following stage PMOS diode receives \overline{PC} as the power-clock signal [10]. QSERL has the limitations of interlaced circuit configuration, floating output that are overcome by the complementary energy path adiabatic logic, as described in the following section. [23].

2.2.6 Complementary Energy Path Adiabatic Logic (CEPAL)

CEPAL is an improvement over the QSERL. The circuit configuration for a CEPAL



FIGURE 2.11: CEPAL inverter.

inverter is shown in Figure 2.11 [10, 23]. The improvement is achieved by placing an NMOS diode in parallel with the PMOS diode connected to the source of logic PMOS and also a PMOS diode in parallel with the NMOS diode connected to source of logic NMOS. Placement of these parallel complementary diodes provides a path between the source of logic transistors to power-clock signal at all times, unlike in QSERL, thereby eliminating the floating output condition. The cascaded stages have a continuous PC and \overline{PC} without the need of alternating the power-clock signals. The CEPAL topology is discussed in more detail in the following chapter.

In this chapter, the design of an inverter in several charge-recycling logic families has been discussed and it was observed that for the logic families that need multiple powerclock signals for proper operation (cascaded or single stage), a certain phase difference between the power-clock signals needs to be maintained.

The main objective of the thesis is to study the effects of non-ideal phase difference among power-clock signals on the power consumption and functionality. A more complex circuit, 16-bit adder, is designed for this objective, as discussed in the following chapter.

Chapter 3

16-BIT ADDER DESIGN USING CHARGE-RECYCLING LOGIC

This chapter first describes the design and operation of a 16-bit carry select adder (CSA) designed in each logic, followed with a comparative analysis of power consumption. The motivation behind choosing ECRL and CEPAL for this study is:

- ECRL employs a 90° phase difference between two consecutive stages and has the least number of transistors among the charge-recycling circuit families.
- 8. CEPAL employs 180° phase difference between the power-clock signals and is an improvement over the QSERL.

Static CMOS has been considered as the reference for the power comparison.

3.1 Circuit Architecture

The design approach for the 16-bit CSA is depicted in Figure 3.1 [24]. The design can be implemented in various approaches depending on the design of the 1-bit full adder. The 1-bit full adder has been implemented in two ways:

9. Propagate/Generate (PG) Logic: According to this logic, the operation can be performed by implementing the following Boolean expressions using the corresponding



FIGURE 3.1: Hierarchical carry select adder design.

gates:

$$Sum = A \oplus B \oplus C_{in} \tag{3.1}$$

$$Carry = A \bullet B + (A \oplus B) \bullet C_{in}. \tag{3.2}$$

10. 28-transistor mirror adder: This is a single complex gate having 28 transistors to evaluate the sum and carry functions shown by Eqns. (3.1) and (3.2). The schematic for this circuit is shown in Figure 3.3.

The design and simulations are performed using FreePDK45 which is a 45 nm, 1 V process technology from North Carolina State University [25]. Nominal threshold voltage devices are used and simulations are performed using HSPICE.

The hierarchical structure of the 16-bit CSA is the same for all the logic types. There are minor changes in the design approach for ECRL 16-bit CSA which are explained later. Unless mentioned, the approach remains similar to the static CMOS logic.

3.1.1 Static CMOS based 16-bit CSA

3.1.1.1 Design of 1-bit FA

Figures 3.2 and 3.3 show the 1-bit full adder using the propagate/generate logic and 28 transistor mirror logic, respectively.

3.1.1.2 Design of 4-bit Ripple Carry Adder

The 4-bit adder is designed using the carry ripple topology. Figure 3.4 shows the circuit implementation. The 1-bit FA can either be the propagate/generate or mirror adder.



FIGURE 3.2: Propagate/Generate logic for 1-bit full adder.



FIGURE 3.3: 28-transistor mirror 1-bit full adder.



FIGURE 3.4: 4-bit static CMOS carry ripple adder circuit.

3.1.1.3 Design of 16-bit Carry Select Adder

The approach to the design of 16-bit CSA is as follows:

11. Two of the 4-bit carry ripple adders are used in a hierarchy, first one receives Carry_in as 1 and the second one receives Carry_in as 0. The outputs are provided to multiplexers to select the correct sum and carry values, as shown in



FIGURE 3.5: 4-bit static CMOS carry select adder.

Figure 3.5. The select line of multiplexer is the actual Carry_in that is provided to the adder.

- 12. Four such 4-bit CSAs are combined to obtain the 16-bit CSA. The select line of the multiplexer is the Carry_out from the previous stage. For the first stage, the select line is 0, but in order to maintain the reusability, all four 4-bit CSAs are designed to be identical. Figure 3.6 shows the 16-bit carry select adder.
- 13. To make the design synchronous, flip-flops are added to the primary inputs and outputs. Thus, the correct outputs are obtained after two active edges with respect to the inputs.

Since the 1-bit FA can be implemented in two ways, there are two designs for the 16-bit CSA, each employing one of the 1-bit FA logic.





3.1.1.4 Simulation Setup for Evaluating Functionality

To evaluate functionality, the 16-bit CSA is provided with 32 input signals. A load capacitance of 5 fF is connected to each output node. The circuit is then simulated for various combinations of input signals. Also, each hierarchy is checked for correct functionality which re-affirms the correctness of the overall design. The input and corresponding output for the 1-bit full adder are shown in Figure 3.7.

3.1.2 ECRL based 16-bit CSA

The ECRL inverter design can be generalized to understand the design of various other gates. Figure 3.8 shows that the NMOS logic for an inverter can be replaced by the NMOS F_n logic to realize any logic functionality. Since ECRL produces complementary outputs, the NMOS $\overline{F_n}$ logic generates the complement of the desired output. Also, attributing to the self-complementing functionality, ECRL needs to have the input signal and its complement. Designing a circuit in ECRL is different than static CMOS since there are 4 power-clock signals and one particular interval for a stage acts as the subsequent interval for the following stage [18]. In the case where a stage accepts inputs from two different stages, the signals need to be propagated through the same number of logical gates since ECRL is inherently pipelined. This step is necessary to ensure that both signals have the correct phase, as discussed more in detail later. The AND, OR, XOR and 2:1 MUX transistor level design using ECRL are shown in Figures 3.9 to 3.12.

3.1.2.1 Design of 1-bit FA:

14. Propagate/Generate FA: Figure 3.13 shows the design of a 1-bit full adder which implements the propagate/generate logic. The inputs A and B, and their complements, are provided to the AND and XOR gates. These two gates can evaluate at the same time as they are not dependent on any signal/output from any other stage. Hence, these two gates receive the same power-clock signal. The next stage comprises of the XOR and AND gates. The XOR gate produces the sum as the output whereas the output of AND gate is provided to the next stage OR gate which evaluates the carry. The XOR and AND gate of stage 2 are independent.







FIGURE 3.8: Generalized ECRL circuit.



FIGURE 3.9: ECRL AND circuit.



FIGURE 3.10: ECRL OR circuit.



FIGURE 3.11: ECRL XOR circuit.

FIGURE 3.12: ECRL 2:1 MUX circuit.

Hence, they receive the same power-clock signal whereas the OR gate that evaluates the carry receives a different power-clock signal as this gate is in a different stage because of the dependency on the output of the AND gate in stage 2. The



FIGURE 3.13: ECRL 1-bit FA using the propagate/generate logic.

signals/inputs are propagated through buffers until the stage where they are provided as input to other gates. Hence, the adder is divided into three stages and the three power-clock signals have 90° phase difference, as shown in Figure 3.13.

15. 28-transistor mirror FA:

The 1-bit mirror adder shown in Figure 3.3 can be divided into two stages, as shown in Figure 3.14.



FIGURE 3.14: ECRL 1-bit mirror adder.

- (a) Carry Evaluation Stage
- (b) Sum Evaluation Stage.

The ECRL circuitry of carry and sum evaluation is shown in Figures 3.15 and 3.16, respectively. As the sum evaluation depends on a signal that is generated during the carry evaluation, there exists a dependency, hence the circuit takes in


FIGURE 3.15: ECRL circuit for implementation of carry evaluation in mirror adder.



FIGURE 3.16: ECRL circuit for implementation of sum evaluation in mirror adder.

two power-clock signals that are 90° phase apart. The symbolic representation is shown in Figure 3.17.

The inputs and corresponding outputs for the 1-bit adder are shown in Figure 3.18.



FIGURE 3.17: Symbol for 1-bit ECRL mirror adder.

3.1.2.2 Design of 4-bit Carry Ripple Adder

To design a 4-bit FA, a gate-level representation is adopted (without higher level hierarchy) to provide a better picture and understanding of the power-clock connectivity. The basic computation remains the same as explained in the previous subsection. The signals need to pass through buffers in order to propagate until the stage wherein they are used as inputs for evaluation. The sum value for each pair of bits is also propagated through buffers in order to make the entire circuit synchronous by generating all of the outputs at the end of the same corresponding power-clock signal. Figure 3.19 and Figure 3.20. represent the 4-bit ripple carry adder employing PG logic and mirror adder logic, respectively.

The following observations are noted:

- 16. The 4-bit adder with mirror FAs requires fewer stages to evaluate the final output.
- 17. Assuming that gates in one vertical line form one stage and the four power-clock signals are PC1, PC2, PC3, and PC4 then stage 'n' and stage 'n+4' receive the same power-clock signal.
- 18. The correct outputs are obtained after 'n/4' number of power-clock cycles (where 'n' is the number of stages), as that many number of power-clock cycles is required to evaluate and propagate the output and also maintain the synchronicity of the circuit.



1-bit ECRL Full Adder output

FIGURE 3.18: ECRL 1-bit full adder input and output.



FIGURE 3.19: ECRL 4-bit adder using propagate/generate logic.



FIGURE 3.20: ECRL 4-bit adder using mirror adder logic. Note that the buffers needed to ensure synchronous operation are not shown.



FIGURE 3.21: 16-bit carry select adder with ECRL logic.

19. The synchronicity of the system is maintained without the use of flip-flops because the operation is based on the principle that one stage can evaluate only after the previous stage has finished evaluating and is in the hold interval. Hence, the design is inherently pipelined.

3.1.2.3 Design of 16-bit Carry Select Adder

Figure 3.21 illustrates the design of a 16-bit CSA using four 4-bit adders. The 4-bit adders can either use PG FA or mirror FA. The sum values need to be propagated through buffers until the corresponding multiplexer receives the select signal from the previous 4-bit adder.

Each of the multiplexers shown in Figure 3.21 is a combination of five 2:1 multiplexer (MUX), all receiving the same select signal. The multiplexer outputs are also propagated through a chain of buffers until all the outputs are obtained at the same power-clock signal. Note that depending upon the kind of logic used for 1-bit FA, the number of power-clock cycles for evaluation and output generation varies. The 16-bit CSA with PG FA requires 3.25 power-clock cycles whereas the 16-bit CSA with mirror FA requires 2.25 power-clock cycles.

3.1.3 CEPAL based 16-bit CSA

As mentioned earlier, CEPAL is an improvement over QSERL and both families employ the basic structure of static CMOS [23]. Hence, a general circuit with the CEPAL logic can be designed as shown in Figure 3.22. Unlike static CMOS, there is no ground (GND)



FIGURE 3.22: A generalized representation of CEPAL.

supply to CEPAL logic. Instead, CEPAL has two power-clock signals which are 180° phase apart. Unlike ECRL, cascaded stages, as shown in Figure 3.23, share the same power-clock signals. Note that the PMOS and NMOS bulk nodes cannot be biased with



FIGURE 3.23: Cascaded CEPAL topology.

the same voltage as their respective power-clock signals since the PN junctions within the transistors become forward biased and therefore deteriorates the functionality of the circuit.

3.1.3.1 Design of 1-bit FA

The implementation of propagate/generate design and 28 transistor mirror adder design are similar to that of static CMOS except the presence of AC power-clock supply instead of a DC supply voltage. More specifically, VDD in static CMOS is replaced by PC and GND is replaced by \overline{PC} , in addition to the diode connected transistors, as shown in Figure 3.22. The input and output waveforms for a 1-bit adder are shown in Figure 3.24. Note that the output signal does not reach VDD and GND due to the diode connected transistors. Thus, output signals in CEPAL have reduced voltage rail.

3.1.3.2 Design of 4-bit Carry Ripple Adder

The 1-bit propagate/generate FA and mirror FA are used as the building block to design two types of 4-bit carry ripple adders, similar to static CMOS. Figures 3.2 and 3.3 are used for reference.





3.1.3.3 Design of 16-bit Carry Select Adder

The same carry select adder architecture is used. There are four 4-bit carry ripple adders. Unlike ECRL and similar to static CMOS, the synchronicity in CEPAL is maintained by using flip-flops at the primary inputs and outputs, thereby obtaining the correct output signals after two active clock edges with respect to the inputs.

3.1.3.4 Simulation Setup for Evaluating Functionality

A load capacitance of 5 fF is connected to each output node. The circuit is supplied with two power-clock signals which are 180° phase apart. For the bulk connections, a DC source for PMOS and a ground supply for NMOS are provided. The external clock frequency (required for the flip-flops) is the same as the power-clock frequency. The circuit is then simulated for various combination of input signals. The 16-bit carry select adder with CEPAL works until 30 MHz, beyond which timing (max delay constraint) violations occur.

3.2 Simulation Setup and Results for Power Consumption

The power consumption over 100 power-clock cycles is obtained for each logic for various frequencies [26]. Theoretically, it is expected that

- 20. The overall power consumption should increase at higher power-clock frequencies.
- 21. The power consumption by charge-recycling logic (ECRL and CEPAL) should be much lower as compared to the static CMOS power consumption.

The simulation results for power consumed by 16-bit carry select adder designed in various logic families are listed in Table 3.1 to Table 3.3.

Simulation results confirm the theoretical expectations. Note the following observations:

22. At low frequency of operation (1-5 MHz), the power consumed by charge-recycling circuits is only 3-4 times less than the static CMOS circuits.

Frequency	Mirror	PG
(MHz)	(μW)	(μW)
1	4.28	4.77
5	7.41	8.01
10	11.33	12.07
20	19.18	20.17
50	42.73	44.52
100	81.98	85.03

TABLE 3.1: Power consumed by static CMOS 16-bit CSA.

Freque	ncy Mirror	PG
(MHz	z) (μW)	(μW)
1	0.95	1.4
5	1.05	1.49
10	1.3	1.81
20	1.92	2.56
50	4.27	5.72
100	9.19	12.1

TABLE 3.2: Power consumed by ECRL 16-bit CSA.

Frequency	Mirror	PG
(MHz)	(μW)	(μW)
1	1.37	1.64
5	3.55	4.07
10	5.93	6.79
20	10.39	11.48
50	19.63	21.84
100	24.35	30.18

TABLE 3.3: Power consumed by CEPAL 16-bit CSA.

- 23. As the power-clock frequency is increased, the overall power consumption increases for each of the circuits, but the rate of increase is much lower for the chargerecycling circuits as compared to the static CMOS.
- 24. ECRL power consumption is approximately 8-9 times lower than that of static CMOS whereas CEPAL power consumption is almost half to one-forth of the static CMOS power consumption depending on the power-clock frequency. Figure 3.25 and Figure 3.26 show the power comparison as a function of power-clock frequency.



FIGURE 3.25: Power consumed by 16-bit CSA employing 1-bit adder with mirror logic.



FIGURE 3.26: Power consumed by 16-bit CSA employing 1-bit adder with propagate/generate logic.

Chapter 4

EFFECTS OF NON-IDEAL POWER-CLOCK PHASE DIFFERENCE ON CIRCUIT CHARACTERISTICS

As mentioned in the previous chapters, the ECRL and CEPAL employ power-clock signals among which a certain phase difference should be maintained. In this chapter, the primary objective is to investigate the effect of non-ideal phase differences on the power consumption and functionality. The operating frequencies considered for this investigation vary from 10 MHz to 100 MHz.

4.1 Simulation Setup

For the simulation setup to analyze power consumption, the same method is used as mentioned in the previous chapter. The steps followed to obtain the power consumption corresponding to various phase differences are as follows:

25. For ECRL, the phase difference of one power-clock signal is varied from 40° to 140° (ideally should be 90°) with respect to the adjacent power-clock signal while maintaining the rest of the power-clock signals at the ideal state. This process is

performed for each of the four power-clock signals. The phase difference is varied in steps of 5° to obtain sufficient accuracy in the results. The outputs and power consumption at the end of each simulation are compared to that of the ideal output and power consumption.

26. For CEPAL, the phase difference of one of the two power-clock signals is varied from 140° to 220° (ideally should be 180°) with respect to the other power-clock signal, ensuring that the second power-clock signal is at ideal state. The same process is performed for the second power-clock signal. The phase difference is varied in steps of 10°. The outputs and power consumption at the end of each simulation are compared to that of the ideal output and power consumption.

4.2 Output and Power Consumption Analysis

4.2.1 ECRL

For ECRL, the outputs remain the same as that of the ideal outputs for the entire range of phase difference for all of the frequencies, i.e., 10 MHz, 13.56 MHz, 50 MHz and 100 MHz whereas there is a noticeable change in the power consumed by the circuit.

Tables 4.1 to 4.4 in the following pages list the power corresponding to each phase difference. These results are also shown in Figures 4.1 to 4.4. According to these results, if the phase difference between two consecutive power-clock signals is 120° or more (rather than the ideal 90°, representing more than 30° phase deviation), the power consumption by the following (next logic gate) power-clock signal exponentially increases. For example, if PC3 and PC4 have a phase difference more than 120° , PC4 consumes more power as compared to a phase difference of 90°. If more than one pair of power-clock signals exhibit non-ideal phase difference, then each pair should be considered separately and the same principle should be followed to analyze the power consumption. The power consumption vs. phase difference plots for power-clock frequency of 10 MHz, 13.56 MHz, 50 MHz and 100 MHz are shown, respectively, in Figures 4.1, 4.2, 4.3 and 4.4. For all of the power-clock frequencies, the behaviour of power consumption remains the same. Also note that the overall power consumption corresponding to each phase increases at higher power-clock frequencies. For example, at 10 MHz and phase difference of 120°

between PC2 and PC3, the power consumption is 1.47μ W whereas at 50 MHz, the same phase difference between the same power-clock signals produces a power consumption of 4.35μ W.

As the phase difference between two consecutive power-clock signals varies, the output of the first stage shifts in time (since the output follows the power-clock signal in ECRL). When this shifted output is used as the input for the following logic gate (which has ideal power-clock signal), the shift in the output waveform is fixed, thereby ensuring correct operation. However, due to the shift at the output of the first stage, this signal falls under the evaluation interval of the following power-clock signal (where the signal should ideally remain stable). Since the input changes during evaluation interval due to the non-ideal phase difference, the power consumed by the second stage increases.

		9	4	60	9]		4	6	0	22]			ı Ç	5	5	8]			9	14	8	8
ies	4(1.3	0.3	0.2	0.2	ries	4(0.4	2.2	0.3	0.2	ries		4(0.4	0.3	1.5	0.2		COT	4(0.4	0.3	0.2	<u>н</u>
C2 var	45	1.00	0.33	0.29	0.26	C3 va	45	0.44	1.54	0.28	0.27	C4 vai	 	45	0.44	0.34	1.30	0.26	5		45	0.44	0.34	0.28	1.06
and P(50	0.77	0.33	0.29	0.26	and P	50	0.44	1.06	0.27	0.27	and P		50	0.44	0.34	0.88	0.26	D		50	0.43	0.34	0.28	0.73
n PC1	55	0.62	0.33	0.28	0.26	n PC2	55	0.44	0.75	0.27	0.26	n PC3		55	0.44	0.34	0.62	0.26	"DC"		55	0.43	0.34	0.28	0.52
betwee:	60	0.53	0.33	0.28	0.26	betwee	60	0.44	0.56	0.27	0.26	hetwee		60	0.44	0.34	0.45	0.26	hotmoo		60	0.43	0.34	0.28	0.39
erence	65	0.48	0.33	0.28	0.26	erence	65	0.43	0.45	0.27	0.26	erence		65	0.44	0.34	0.36	0.26	000000	011010	65	0.43	0.34	0.28	0.32
ase diff	02	0.46	0.33	0.28	0.26	ase diff	02	0.44	0.39	0.27	0.26	ase diff		20	0.44	0.34	0.31	0.25	H:P obs		20	0.43	0.34	0.27	0.28
the ph 90°.	75	0.44	0.33	0.28	0.26	the ph 90°.	75	0.43	0.36	0.27	0.26	the ph	90°.	75	0.44	0.34	0.29	0.25	44 04+	90°.	75	0.43	0.34	0.27	0.27
z while ence is	80	0.44	0.33	0.28	0.26	z while ence is	80	0.43	0.35	0.27	0.26	z while	ence is	80	0.44	0.34	0.28	0.25		ence is	80	0.43	0.34	0.27	0.26
10 MH e differe	85	0.43	0.33	0.27	0.26	10 MH e differ	85	0.42	0.34	0.27	0.26	10 MH	e differ	85	0.43	0.34	0.27	0.25		te differ	85	0.43	0.34	0.27	0.26
als at ct phas	06	0.43	0.34	0.27	0.26	nals at ct phas	90	0.43	0.34	0.27	0.26	nals at	ct phas	00	0.43	0.34	0.27	0.26	ala at	ct phas	00	0.43	0.34	0.27	0.26
ock sign e corre	95	0.43	0.34	0.27	0.26	ock sig ie corre	95	0.43	0.33	0.27	0.25	ock sig	le corre	95	0.43	0.34	0.27	0.26	als dec	le corre	95	0.43	0.34	0.27	0.26
ower-cl 40°. Th	100	0.43	0.35	0.27	0.26	ower-cl 40°. Tł	100	0.43	0.33	0.28	0.25	ower-c]	40°. Tł	100	0.43	0.34	0.27	0.26	[0	40°. Tł	100	0.44	0.33	0.27	0.26
: four p 0° to 14	105	0.43	0.36	0.27	0.26	e four p 0° to 1	105	0.43	0.33	0.29	0.25	four n	0° to 1	105	0.43	0.34	0.27	0.27	for the second s	0° to 1	105	0.45	0.33	0.27	0.26
1 of the from 4	110	0.44	0.39	0.27	0.26	h of the from 4	110	0.43	0.33	0.31	0.26	h of the	from 4	110	0.43	0.34	0.28	0.28	h of the	from 4	110	0.46	0.34	0.27	0.26
by each	115	0.44	0.44	0.28	0.25	by eac	115	0.43	0.33	0.36	0.26	hv eac	6	115	0.43	0.34	0.28	0.32	hi ooo	Dy cac	115	0.48	0.34	0.28	0.26
sumed	120	0.44	0.55	0.28	0.25	Isumed	120	0.43	0.33	0.45	0.26	Isumed		120	0.43	0.34	0.28	0.39	pound	nammer	120	0.53	0.34	0.28	0.26
W) con	125	0.44	0.73	0.28	0.26	W) cor	125	0.43	0.33	0.61	0.26	W) cor		125	0.44	0.34	0.28	0.51	141 200 (AU		125	0.61	0.34	0.28	0.26
r (in μ	130	0.45	1.02	0.28	0.26	r (in μ	130	0.43	0.33	0.87	0.26	er (in <i>u</i>		130	0.44	0.34	0.28	0.72		<i>n</i> / 111/ 12	130	0.75	0.34	0.28	0.26
: Powe	135	0.45	1.46	0.30	0.26	: Powe	135	0.43	0.33	1.28	0.28	: Powe		135	0.42	0.34	0.28	1.04	. Down		135	0.97	0.35	0.28	0.26
3LE 4.1	140	0.46	2.12	0.47	0.26	3LE 4.2	140	0.44	0.33	1.90	0.38	31,E_4.3		140	0.54	0.34	0.29	1.55	1 4 4	r. F. 1110	140	1.32	0.43	0.28	0.26
TAF		PC1	PC2	PC3	PC4	TAI		PC1	PC2	PC3	PC4	TAF			PC1	PC2	PC3	PC4				PC1	PC2	PC3	PC4



FIGURE 4.1: Phase difference (in °) vs. power consumed (in μ W) by each power-clock signal for power-clock frequency 10 MHz.



FIGURE 4.2: Phase difference (in °) vs. power consumed (in μ W) by each power-clock signal for power-clock frequency 13.56 MHz.

						F	—	F	-	_		1				_	_		1				-		
es	40	1.53	0.38	0.33	es		40	0.53	2.54	0.31	0.31		es	40	0.53	0.40	2.16	0.30	5	ß	40	0.52	0.40	0.32	1.74
C2 vari	45	1.14	0.38	0.30	C3 vari		45	0.53	1.72	0.31	0.31		C4 vari	45	0.53	0.40	1.45	0.29			45	0.52	0.40	0.32	1.18
and Pe	50	0.88	0.37	0.30	and P		50	0.52	1.17	0.31	0.31		and P(50	0.53	0.40	0.97	0.29	Did Dug	auu i	50	0.52	0.40	0.32	0.81
an PC1	55	0.72	0.38	0.30	an PC2		55	0.52	0.82	0.31	0.30		an PC3	55	0.53	0.39	0.67	0.29		л г С4	55	0.52	0.39	0.32	0.57
betwee	60	0.63	0.38	0.32	betwee		60	0.52	0.61	0.31	0.30		betwee	09	0.53	0.39	0.49	0.29	hottool	nerwee	60	0.52	0.39	0.31	0.43
ference	65	0.57	0.38	0.32	ference		65	0.52	0.50	0.31	0.30		ference	65	0.53	0.39	0.39	0.29	Lowon an	Interne	65	0.52	0.39	0.31	0.36
lase dif	20	0.55	0.38	0.22	lase dif		20	0.52	0.44	0.31	0.30		ase dif	20	0.53	0.39	0.35	0.29	fib ope	Tase un	20	0.52	0.39	0.31	0.32
e the pł 90°.	75	0.53	0.38	0.29	$\frac{1}{200^{\circ}}$		75	0.52	0.41	0.31	0.30		e the pl 90°.	75	0.52	0.39	0.32	0.29	4	е ше ри 90°.	75	0.52	0.39	0.31	0.30
Iz while ence is !	80	0.53	0.39	0.29	Iz while		80	0.52	0.40	0.31	0.30		Iz while ence is !	80	0.52	0.39	0.31	0.29	,lid 51	ence is !	80	0.52	0.39	0.31	0.30
.56 MF e differe	85	0.52	0.39	1.31	.56 ME		85	0.52	0.39	0.31	0.29		.56 MF e differe	85	0.52	0.39	0.31	0.29	EG MIE	. Ju willere	85	0.52	0.39	0.31	0.30
ls at 13 t phase	90).52 ().39 ().31 (ls at 13 t phase	,	90).52 ().39 ().31 ().29 (ls at 13 t phase	90).52 (.39 ().31 ().29 (6+ 19	t phase	90).52 (.39 ().31 ().29 (
k signa. e correc	95	.52 (.39	.31 (k signa. correc		95	.52 (.39 (.31 (.29 (k signa. e correc	95	.52 (.39 (.31 (.30 (000	e correc	95	.52 (.39 (.31 (.29 (
er-cloc])°. The	00	.52 0	.40	20 0	er-cloc]		00	.52 0	.39 (.32 (.29 0		er-cloc])°. The	-00	.52 0	.39 (.31 0	.30 0	000	er-cloc)°. The	00	.52 0	.39 (.31 0	.29 0
ur pow to 14(05 1	.52 0	.41	.31 U	ur pow to 140		05 1	.52 0	.39 0	.33 0	.29 0		ur pow to 14(05 1	52 0	.39 0	.31 0	.31 0		to 140	05 1	53 0	.39 0	.31 0	.29 0
f the fo om 40 [°]	10 1	52 0	44 0	$\frac{31}{29}$ 0	f the fo om 40°		10 1	52 0	38 0	35 0	29 0		f the fo om 40 ^c	10 1	52 0	39 0	31 0	32 0	°t − 4− t + 1	om 40°	10 1	54 0	39 0	31 0	29 0
each o fr	15 1	51 0.	50 0.	31 U.	each o fr		15 1	52 0.	38 0.	40 0.	29 0.		each o fr	15 1	52 0.	39 0.	31 0.	36 0.		fin of the first f	15 1	57 0.	39 0.	31 0.	29 0.
ned by	0 1	51 0.	30 0.	21 0. 20 0.	ned by		0 1.	52 0.	38 0.	<u>1</u> 9 0.	30 0.		ned by	0 1	52 0.	39 0.	31 0.	1 3 0.	rid box	ന് പ	0 1	<u>32 0.</u>	39 0.	31 0.	29 O.
consur	5 12	1 0.5	0.0	0 0 0	consur		5 12	$2^{0.5}$	8 0.5	6 0.4	0 0		consur	5 12	2 0.5	9 0.5	2 0.5	6 0.4	2110000	COLISAL	5 12	1 0.6	9 0.3	2 0.5	9 0.2
$(\mathrm{W}\mu$ I	12:	0.5	0.8	0.3	(Μη ι		125	2 0.5	3 0.3	0.6	0.3		(Mμ 1	125	0.5) 0.3	2 0.3	0.5	(111.)	(\\ \ \ \ \ \ \ \	125	0.7	0.3	2 0.3) 0.2
wer (ir	130	0.52	1.13	0.30	wer (ir		130	0.52	0.38	0.96	0.30		wer (ir	130	0.52	0.35	0.32	0.79	vi) activ	п) там	130	0.86	0.35	0.32	0.25
l.5: Pc	135	0.52	1.64	0.32	.6: Pc		135	0.52	0.38	1.42	0.31		l.7: Pc	135	0.53	0.39	0.32	1.16	D	.0.1	135	1.10	0.39	0.32	0.29
ABLE 4	140	0.53	2.37	$0.30 \\ 0.30$	ABLE 4		140	0.52	0.38	2.10	0.32		ABLE 4	140	0.55	0.39	0.33	1.71		АБЬЕ 4	140	1.47	0.40	0.32	0.29
H		PC1	PC2	PC4	E E			PC1	PC2	PC3	PC4		H		PC1	PC2	PC3	PC4	E	-		PC1	PC2	PC3	PC4
	L					E			ł		L	3		L		I	I		ł		L	L	I	<u> </u>	

	0	33	96	96)1]		0	17	62	36	32]		0	14	90	10	84			0	34)4	96	33
ries	4	5.0	0.0	0.9	0.0	ries		4	1.4	3.1	0.8	0.0		ries	4	1.4	1.0	3.1	3.0		2011	4		- 1.(0.0	5.6
C2 va	45	2.12	0.96	0.96	0.90	C3 va)	45	1.46	2.61	0.86	0.92		C4 va	45	1.44	1.06	2.18	0.84	5		45	1.34	1.04	0.96	1.84
and P	50	1.81	0.96	0.96	0.90	and F		50	1.45	1.86	0.87	0.92		and F	50	1.45	1.04	1.56	0.84	ц С С С С С С С С С С С С С С С С С С С	TINTE	50	1.35	1.04	0.96	1.36
n PC1	55	1.64	0.97	0.96	0.90	n PC2) 	55	1.45	1.44	0.87	0.92		n PC3	55	1.45	1.04	1.23	0.84	DG °		55	1.36	1.04	0.94	1.11
betwee	60	1.54	0.97	0.95	0.90	betwee		60	1.44	1.22	0.87	0.91		betwee	09	1.45	1.04	1.07	0.85	hourse d		60	1.37	1.03	0.94	0.98
erence	65	1.49	0.98	0.94	0.90	erence		65	1.44	1.12	0.88	0.91		erence	65	1.45	1.04	0.99	0.86	00000	entro e	65	1.38	1.03	0.94	0.93
ase diff	20	1.46	0.99	0.94	0.90	ase diff		20	1.44	1.08	0.89	0.91		ase diff	20	1.44	1.03	0.96	0.86	1;f	TITD DOD	20	1.39	1.03	0.94	0.91
the phi 0°.	75	1.46	l.00	.94	.89	the ph.	0°.	75	.44	1.06	06.0	06.(the ph 0°.	75	l.44	L.03	.94	.87	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	0°.	75	l.40	L.03	.93	.89
while nce is 9	80	.44	.01	.93 (.89 (while	nce is 9	80	.43	.04	.91 (.90 (: while nce is 9	80	.44	.03	.93 (.87 (oli dure	nce is 9	80	.41	.03	.93 (.89 (
) MHz differe	85	.44 1	.02 1	.93 0	.89 0	0 MHz	differe	35	.43 1	.03 1	.92 0	.89 0		0 MHz differei	85	.43 1	.03 1	.93 0	.88		differe	35	.42 1	.03 1	.93 0	.89
ls at 5(phase	0	43 1	02 1	93 0	89 0	als at 5	phase	0	43 1	02 1	93 0	89 0		als at 5 phase	0	43 1	02 1	93 0	89 0	2 5 1 2 2 2	bhase	0	43 1	02 1	93 0	89 0
signa	0	3.1.	3 1.	2 0.	9 0.	siene	orrect	0,	3 1.	2 1.	30.	9 0.		t signé orrect	0	.1.	2	3 0.	0.0	in the second seco	orrect	0,	1- 1-	2 1.	2 0.	9 0.
clock The cc	95	1.4;	1.03	0.92	0.8	-clock	The cc	95	1.43	1.0'	0.93	0.80		-clock The cc	95	1.4	1.0°	0.93	0.9(- loolo	The co	95	1.4	1.02	0.92	0.80
power- l40°. J	100	1.42	1.04	0.92	0.89	Dower	140°. J	100	1.43	1.01	0.94	0.88		power 140°. J	100	1.43	1.02	0.92	0.90	40110 C	power 140°. J	100	1.44	1.02	0.92	0.89
e four 40° to]	105	1.42	1.04	0.92	0.89	ne four	40° to]	105	1.43	0.99	0.94	0.88		ne four 40° to]	105	1.42	1.02	0.91	0.90	arrof or	10° to]	105	1.46	1.02	0.92	0.88
h of th from 4	110	1.41	1.07	0.93	0.89	ch of th	from 4	110	1.44	0.99	0.96	0.89		ch of th from 4	110	1.42	1.02	0.91	0.91	ا+ 1م م مام	from 4	110	1.47	1.02	0.93	0.87
by eac	115	1.41	1.11	0.93	0.89	l by ear	6	115	1.44	0.98	0.99	0.89		l by ea	115	1.41	1.02	0.90	0.93	hi oo	n nà cơ	115	1.48	1.02	0.93	0.87
sumed	120	1.40	1.20	0.93	0.89	umec		120	1.43	0.97	1.06	0.89		asumed	120	1.42	1.02	0.90	9.98		Dalliner	120	1.52	1.02	0.93	0.87
V) con	125	.41	.39	.93 (.89 (W) coi		125	.43	.96	.21	.89 (W) coi	125	.42	.02	.89 (.10 (125	.59	.02	.93 (.86 (
(in μ V	30	.41 1	.78 1	.93 (0 68.	r (in u		30	.44 1	.95 0	.54 1	90 06:		r (in μ	30	.43 1	.03 1	.89 (.35 1		n/ 1111) 12	30	.75 1	.03 1	.94 0	.85
Ower	5 1	3 1	3 1	4 0	0 0	Powe) : 	5 1	4 1	4 0	2 1	0 0		Powe	5 1	4 1	3 1	8 0	9 1	Down		5 1	$\begin{bmatrix} 2 & 1 \end{bmatrix}$	3 1	4 0	3 0
4.9:]	13	1.4	2.4	0.9	0.9	4.10:		13	1.4	0.9	2.1	0.9		4.11:	13	1.4	1.0	0.8	1.7	10.		13	2.0	1.0	0.9	0.8
ABLE	140	1.44	3.50	0.94	0.90	ABLE 4		140	1.44	0.92	3.11	0.91		ABLE	140	1.45	1.03	0.88	2.57		ADLE	140	2.50	1.03	0.94	0.83
L		PC1	PC2	PC3	PC4		I		PC1	PC2	PC3	PC4		L		PC1	PC2	PC3	PC4		-		PC1	PC2	PC3	PC4
						J							-		L					J						



FIGURE 4.3: Phase difference (in °) vs. power consumed (in μ W) by each power-clock signal for power-clock frequency 50 MHz.



FIGURE 4.4: Phase difference (in °) vs. power consumed (in μ W) by each power-clock signal for power-clock frequency 100 MHz.

		2	14	90	12]			4	9	9	33	1				20	2	ប	رت س	1			33	6	60	ič
ies	4(4.3	2.0	2.0	1.9	ies		4(3.1	5.1	1.8	1.9		ries		4(3.0	2.2	4.3	1.7		COT -	4(2.8	2.1	2.0	3.6
C2 vai	45	3.81	2.04	2.06	1.92	C3 var		45	3.11	3.8	1.86	1.93		C4 vai		45	3.08	2.22	3.21	1.75	C1 wer		45	2.84	2.19	2.07	2.78
and P	50	3.46	2.05	2.06	1.9	and P		50	3.1	2.98	1.88	1.93		and P		50	3.08	2.22	2.56	1.77	D Pue		50	2.86	2.19	2.07	2.29
n PC1	55	3.29	2.06	2.06	1.92	m PC2		55	3.09	2.52	1.88	1.93		n PC3		55	3.08	2.22	2.26	1.78	DC4		55	2.87	2.19	2.07	2.06
betwee	60	3.18	2.08	2.06	1.92	betwee		60	3.08	2.36	1.9	1.93		betwee		60	3.09	2.22	2.12	1.79	hatwad		60	2.9	2.2	2.06	1.96
ference	65	3.13	2.1	2.06	1.92	ference		65	3.07	2.27	1.91	1.93		ference		65	3.09	2.2	2.06	1.8	Faranca		65	2.92	2.19	2.06	1.92
lase dif	20	3.11	2.1	2.05	1.92	ase dif		20	3.07	2.22	1.94	1.93		ıase dif		02	3.07	2.2	2.04	1.83	fib ase		20	2.95	2.19	2.06	1.9
e the ph 90°.	75	3.09	2.13	2.04	1.91	the pl	90°.	75	3.06	2.21	1.96	1.92		the phane	•	75	3.07	2.2	2.03	1.85	the nt	90°.	75	2.98	2.19	2.04	1.9
[z while snce is !	80	3.08	2.15	2.04	1.91	[z while	snce is	80	3.07	2.2	1.99	1.92		Iz while		80	3.07	2.19	2.01	1.87	lida z	enne is !	80	3.02	2.19	2.03	1.89
l00 MH e differe	85	3.06	2.17	2.03	1.9	100 MH	e differe	85	3.06	2.19	2	1.91		100 MH		85	3.06	2.19	2.02	1.89		differe	85	3.04	2.18	2.03	1.9
als at] t phase	00	3.05	2.18	2.02	1.9	als at]	t phase	00	3.05	2.18	2.02	1.9		als at]	control o	06	3.05	2.18	2.02	1.9	ale at 1	t phase	90	3.05	2.18	2.02	1.9
ck sign e correc	95	.04	2.18	2.02	1.9	ck sign	e correc	95	.05 3	2.16	2.03	.89		ck sign		95	.05 3	2.18 2	0.02	.91	als sign	correc	95	.07	2.18 2	0.02	.89
wer-clc)°. The	00	.04 3	2.2 2	.02 2	68.	wer-clc)~. The	00	.05 3	.15 2	.04 2	.89 1		wer-clc		00	.04 3	.17 2	.01 2	.91 1	0 0-10m	wei -the	00	.08	.17 2	.02	.89
our po to 140	05 1	02 3	.2	02 2	89 1	our po	to 14(05 1	.06 3	12 2	04 2	89 1		our po		05 1	03 3	16 2	2 2	91 1		to 140	05 1	09 3	17 2	02 2	88
of the f om 40°	10	3.	22 2	02 2.	89 1.	of the f	om 40°	1 1	05 3.	.1 2.	06 2.	.9 1.		of the f	07 TII0	10 1	02 3.	16 2.	98	92 1.	f tha f	00040°	1 1	09 3.	17 2.	01 2.	86 1.
/ each e fr	5 11	60	2.5)2 2.(<u> 89</u> 1.8	/ each o	Ĩ	5 11	5 3.0) 8 2.	07 2.0	39 I.		/ each e		5 11)2 3.(6 2.	1.1.1	3 1.9	r aach	fr	5 11	1 3.0	7 2.)1 2.(35 1.8
ned by	11	2.5	2.2	2.0	1.8	ned by		11	3.0	5 2.0	2.0	9 1.8		ned by		11	2 3.0	5 2.1	3 1.0	3 1.0	rd ben		11	3.1	7 2.1	L 2.0	3.1.8
consur	120	3	2.35	2.05	1.9	consur		120	3.05	2.05	2.15	1.8		consur		120	3.02	2.15	1.9(1.90	1113405	INCITOO	120	3.15	2.17	2.0]	1.8
ι μW)	125	ۍ	2.5	2.02	1.9	ι μW)		125	3.06	2.02	2.25	1.89		ι μW)		125	3.02	2.14	1.95	2.05	(11)	(x , y	125	3.2	2.16	2.02	1.82
wer (ir	130	ۍ	2.87	2.03	1.9	wer (ir		130	3.06	2	2.54	1.89		wer (ir		130	3.03	2.15	1.93	2.27	i) in		130	3.33	2.18	2.02	1.8
13: Pc	135	3.02	3.56	2.03	1.9	14: Pc		135	3.08	1.97	3.15	1.9		15: Pc		135	3.04	2.15	1.91	2.72	16. D _c	от . От	135	3.62	2.18	2.02	1.78
vBLE 4.	140	3.06	4.75	2.03	1.9	BLE 4.		140	3.08	1.93	4.23	1.91		BLE 4.		140	3.06	2.15	1.89	3.56	D15		140	4.12	2.18	2.03	1.76
$\mathbf{T}_{\mathbf{A}}$		PC1	PC2	PC3	PC4	TA			PC1	PC2	PC3	PC4		T_{A}			PC1	PC2	PC3	PC4	Ē	ι; -Ι		PC1	PC2	PC3	PC4
						ļ				L			_]						



FIGURE 4.5: Overall power consumption in μ W (summation of the power consumed by each power-clock signal) vs. phase difference (in °) for 10 MHz power-clock frequency when only the phase difference of one power-clock signal varies (with respect to the following power-clock signal).



FIGURE 4.6: Overall power consumption in μ W (summation of the power consumed by each power-clock signal) vs. phase difference (in °) for 13.56 MHz power-clock frequency when only the phase difference of one power-clock signal varies (with respect to the following power-clock signal).



FIGURE 4.7: Overall power consumption in μ W (summation of the power consumed by each power-clock signal) vs. phase difference (in °) for 50 MHz power-clock frequency when only the phase difference of one power-clock signal varies (with respect to the following power-clock signal).



FIGURE 4.8: Overall power consumption in μ W (summation of the power consumed by each power-clock signal) vs. phase difference (in °) for 100 MHz power-clock frequency when only the phase difference of one power-clock signal varies (with respect to the following power-clock signal).

4.2.2 CEPAL

Similar to the approach followed for ECRL, the phase difference between PC and \overline{PC} is varied separately by maintaining the other power-clock signal at the ideal state. This analysis is performed for power-clock frequencies of 10 MHz, 13.56 MHz and 30 MHz. The external clock frequency (required for the flip-flops since CEPAL is not inherently pipelined, unlike ECRL) is the same as the power-clock signal. The consumed power, corresponding phase difference and the functionality are listed in Table 4.17 to Table 4.19. According to these tables, the tolerance to non-ideal phase differences decreases with higher power-clock frequencies. For the power-clock frequency of 10 MHz, correct functionality is achieved for a phase difference range of 150° to 210°. Thus, tolerance is 30° on both directions (of 180°). Similarly, for 13.56 MHz the tolerable phase difference range is 150° to 210°. Since the two frequencies are close to each other, the tolerance is the same. However, for a 30 MHz power-clock frequency, the tolerance is 10°, as listed in Table 4.19.

The dependence of power consumption on phase difference is significantly different on CEPAL since this logic does not rely on different intervals (unlike ECRL that has four intervals of hold, evaluation, wait, and recover). It is observed that the power consumption is the highest under ideal condition and slightly reduces as the phase difference changes. Figures 4.9 to 4.11 show the power consumption vs. phase difference for different frequencies.

Phase difference	Power consumed	Functionality	Power consumed	Functionality
	when PC varied		when \overline{PC} varied	
(in °)	(in μW)		(in μW)	
220	5.48	Failed	5.3	Failed
210	5.89	Correct	5.61	Correct
200	5.96	Correct	5.86	Correct
190	6.02	Correct	6.03	Correct
180	6.06	Ideal	6.06	Ideal
170	6.02	Correct	5.99	Correct
160	5.89	Correct	5.92	Correct
150	5.69	Correct	5.70	Correct
140	5.41	Failed	5.40	Correct

TABLE 4.17: Power consumed (in μ W) by CEPAL 16-bit CSA for various phase differences (in °) operating at 10 MHz power-clock frequency.



FIGURE 4.9: Power consumed vs. phase difference for CEPAL operating at 10 MHz power-clock frequency.

Phase difference	Power consumed	Functionality	Power consumed	Functionality
	when PC varied		when \overline{PC} varied	
$(in \circ)$	(in μW)		(in μW)	
220	6.8	Failed	6.68	Failed
210	7.34	Correct	7.27	Correct
200	7.51	Correct	7.48	Correct
190	7.61	Correct	7.62	Correct
180	7.67	Ideal	7.67	Ideal
170	7.59	Correct	7.59	Correct
160	7.5	Correct	7.48	Correct
150	7.34	Correct	7.30	Correct
140	6.77	Failed	6.82	Correct

TABLE 4.18: Power consumed (in μ W) by CEPAL 16-bit CSA for various phase differences (in °) operating at 13.56 MHz power-clock frequency.



FIGURE 4.10: Power consumed vs. phase difference for CEPAL operating at 13.56 MHz power-clock frequency.

Phase difference	Power consumed	Functionality	Power consumed	Functionality
	when PC varied		when \overline{PC} varied	
$(in \circ)$	(in μW)		(in μW)	
200	13.34	Failed	-	-
190	13.94	Correct	13.92	Failed
180	14.24	Ideal	14.24	Ideal
170	13.99	Failed	13.91	Correct
160	-	-	13.35	Failed

TABLE 4.19: Power consumed (in μ W) by CEPAL 16-bit CSA for various phase differences (in °) operating at 30 MHz power-clock frequency.





FIGURE 4.11: Power consumed vs. phase difference for CEPAL operating at 30 MHz power-clock frequency.

Chapter 5

CONCLUSION

The primary objective of this thesis is to evaluate the tolerance of two charge-recycling logic families (ECRL and CEPAL) to non-ideal phase differences in power-clock signals. Recently, a unique synergy between wireless power harvesting and charge-recycling logic has been demonstrated. Specifically, harvested wireless energy in the form of AC signal (known as the power-clock signal) is directly used to power charge-recycling logic, thereby eliminating the costly (both in terms of power and area) rectification and regulation stages.

Since most of the charge-recycling logic families require multiple phases to operate, it is important to understand how these circuits behave under non-ideal phase differences. Understanding this behavior is important particularly for wirelessly powered chargerecycling logic since deviations in the ideal phase differences are expected.

Initially, the power consumed by the ECRL, CEPAL, and static CMOS 16-bit carry select adder is investigated. The power comparison between the three logic approaches is studied, as listed in Table 3.1 to Table 3.3. Figure 3.25 and Figure 3.26 show that the ECRL consumes the least power among the three logic families, which verifies the theoretical results.

The effect of non-ideal phase difference on power consumption and functionality is then studied by varying the phase difference among the power-clock signals for the 16-bit CSA. To summarize:

- 27. For ECRL, the 16-bit CSA is able to tolerate a non-ideality of 30° in the phase difference without affecting the power consumption and functionality. If the deviation is more than 30°, the power consumed by the circuit increases exponentially, however the functionality remains unaffected. Furthermore, the increase in power consumption is higher at higher power-clock frequencies.
- 28. Alternatively, for CEPAL, the 16-bit CSA fails to correctly operate when the phase difference varies by 40° at 13.56 MHz and by only 10° at 30 MHz. Thus, unlike ECRL, functionality strongly depends upon the phase difference. The power consumption, however, is a weak function of phase difference in CEPAL.

Charge-recycling circuits can provide new and highly exciting opportunities for wireless power harvesting, particularly for IoT based devices. This thesis provides helpful information on the tolerance of this logic to non-ideal phase differences.

Bibliography

- P. Hammarlund, A. J. Martinez, A. A. Bajwa, D. L. Hill, E. Hallnor, H. Jiang, M. Dixon, M. Derr, M. Hunsaker, R. Kumar, R. B. Osborne, R. Rajwar, R. Singhal, R. D'Sa, R. Chappell, S. Kaushik, S. Chennupaty, S. Jourdan, S. Gunther, T. Piazza, and T. Burton, "Haswell: The fourth-generation intel core processor," *IEEE*, vol. 34, pp. 6–20, 2014.
- M. B. Taylor, "A landscape of the new dark silicon design regime," *IEEE Computer Society*, vol. 13, pp. 8–19, 2013.
- [3] E. Salman and E. G. Friedman, High Performance Integrated Circuit Design. McGraw-Hill, 2012.
- [4] M. Horowitz, T. Indermaur, and R. Gonzalez, "Low-power digital design," IEEE Symposium on Low Power Electronics, pp. 8–11, 1994.
- [5] Robert T. Balmer, Modern Engineering Thermodynamics. ELSEVIER, 2012.
- [6] J. S. Denker, "A review of adiabatic computing," *IEEE Symposium on Low Power Electronics*, pp. 94–97, 1994.
- [7] Philip Teichmann, Adiabatic logic: Future Trend and System Level Perspective. Springer, 2012.
- [8] A. G. Dickinson and J. S. Denker, "Adiabatic dynamic logic," *IEEE Journal of Solid-State Circuits*, vol. 30, no. 3, pp. 311–315, 1995.
- [9] S. P. S. Kushawaha and T. N. Sasamal, "Modified positive feedback adiabatic logic for ultra low power vlsi," *IEEE International Conference on Computer, Communication and Control*, 2015.

- [10] Y. Ye, and K. Roy, "Qserl: Quasi-static energy recovery logic," *IEEE Journal of Solid-State Circuits*, vol. 36, no. 2, pp. 239–248, 2001.
- [11] T. Wan, E. Salman, and M. Stanacevic, "A new circuit design framework for iot devices charge recycling with wireless power harvesting," *Proceedings of the IEEE International Symposium on Circuits and Systems*, 2016.
- [12] M. Alioto and G. Palumbo, "Performance evaluation of adiabatic gates," IEEE Transactions on Circuits and Systems-I, vol. 47, no. 9, pp. 1297–1307, 2000.
- [13] M. Alioto and G. Palumbo, "Power estimation in adiabatic circuits: A simple and accurate model," *IEEE Transactions on Very Large Scale Integration (VLSI)* Systems, vol. 9, no. 5, pp. 608–615, 2001.
- [14] D. Maksimovic and V. G. Oklobdzija, "Clocked cmos adiabatic logic with single ac power supply," pp. 370–373, 1995.
- [15] V. G. Oklobzija, D. Maksimovic, and F. Lin, "Pass-transistor adiabatic logic using single power-clock supply," *IEEE Transactions on Circuits and Systems-II: Analog* and Digital Signal Processing, vol. 44, no. 10, pp. 842–846, 1997.
- [16] A. Chaudhuri, M. Saha, M. Bhowmik, S. N. Pradhan, and S. Das, "Implementation of circuit in different adiabatic logic," *IEEE Sponsored 2nd International Conference* on Electronics and Communication System (ICECS 2015), vol. 15, pp. 353–359, 2015.
- [17] A. Kramer, J. Denker, B. Flower, and J. Moroney, "2nd order adiabatic computation with 2n-2p and 2n-2n2p logic circuits," *ISLPED '95 Proceedings of the 1995 international symposium on Low power design*, 1995.
- [18] Y. Moon and D. K. Jeong, "An efficient charge recovery logic circuit," *IEEE Journal of Solid-State Circuits*, vol. 31, no. 4, pp. 514–522, 1996.
- [19] S. Kim, C. Ziesler, and M. Papaefthymiou, "Charge-recovery computing on silicon," *IEEE Transactions on Computers*, vol. 54, no. 6, pp. 651–659, 2005.
- [20] A. Blotti and R. Saletti, "Ultralow-power adiabatic circuit semi-custom design," *IEEE transactions on very large scale integration (VLSI) systems*, vol. 11, pp. 1248– 1253, 2004.

- [21] D. Maksimovic, V. G. Oklobzija, B. Nikolic, and K. W. Current, "Clocked cmos adiabatic logic with integrated single-phase power-clock supply," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 8, no. 4, pp. 460–463, 2000.
- [22] H. Jianping, C. Lizhang, and L. Xiao, "A new type of low-power adiabatic circuit with complementary pass-transistor logic," *Proceedings of the IEEE*, no. 03, pp. 1235–1238, 2003.
- [23] C. S. Alex Gong, M. T. Shiue, C. T. Hong, and K. W. Yao, "Analysis and design of an efficient irreversible energy recovery logic in 0.18-μm cmos," *IEEE Transactions* on Circuits and Systems-I, vol. 55, no. 9, pp. 2595–2607, 2008.
- [24] Neil H.E. Weste, David Harris and Ayan Banerjee, CMOS VLSI Design: A circuit and systems perspective. PEARSON, third ed.
- [25] "Freepdk45:contents; http://www.eda.ncsu.edu/wiki/freepdk45:contents."
- [26] S. Samanta, "Adiabatic computing: A contemporary review," International Conference on Computers and Devices for Communication, 2009.

Appendix A: Schematic Figures



FIGURE E.1: Static CMOS 1-bit full adder employing propagate/generate logic



FIGURE E.2: Static CMOS 1-bit full adder employing 28-transistor mirror logic



FIGURE E.3: Static CMOS 4-bit carry ripple full adder



FIGURE E.4: Static CMOS 4-bit carry select full adder



FIGURE E.5: Static CMOS 16-bit carry select adder



FIGURE E.6: ECRL buffer circuit



FIGURE E.7: ECRL AND circuit


FIGURE E.8: ECRL OR circuit



FIGURE E.9: ECRL XOR circuit



FIGURE E.10: ECRL mulitplexer circuit



FIGURE E.11: ECRL carry generator circuit of 28-transistor mirror adder



FIGURE E.12: ECRL mum generator circuit of 28-transistor mirror adder



FIGURE E.13: ECRL 4-bit carry ripple adder employing propagate generate logic



FIGURE E.14: ECRL 4-bit carry ripple adder employing mirror adder logic



FIGURE E.15: ECRL 4-bit carry select adder



FIGURE E.16: ECRL 16-bit carry select adder



FIGURE E.17: CEPAL inverter circuit



FIGURE E.18: CEPAL NAND circuit



FIGURE E.19: CEPAL NOR circuit



FIGURE E.20: CEPAL XOR circuit



FIGURE E.21: CEPAL multiplexer circuit



FIGURE E.22: CEPAL 1-bit full adder employing 28-transistor mirror logic