# **Stony Brook University**



# OFFICIAL COPY

The official electronic file of this thesis or dissertation is maintained by the University Libraries on behalf of The Graduate School at Stony Brook University.

© All Rights Reserved by Author.

## Digital Implementation of a Synchronous First-in First-out (FIFO) using CAD tools

A Thesis presented

by

## Aseem Gupta

 $\operatorname{to}$ 

The Graduate School

in Partial Fulfillment of the

Requirements

for the Degree of

Master of Science

 $\mathrm{in}$ 

## Electrical & Computer Engineering

Stony Brook University

August 2015

#### Stony Brook University

The Graduate School

#### Aseem Gupta

We, the thesis committee for the above candidate for the

Master of Science degree, hereby recommend

acceptance of this thesis

## Prof Gianluigi De Geronimo Adjunct Faculty, Stony Brook University Scientist, Brookhaven National Laboratory

## Prof Milutin Stanacevic Associate Professor, Department of Electrical & Computer Engineering

This thesis is accepted by the Graduate School

Charles Taber Dean of the Graduate School Abstract of the Thesis

#### Digital Implementation of a Synchronous First-in First-out (FIFO) using CAD tools

by

#### Aseem Gupta

#### Master of Science

in

#### **Electrical & Computer Engineering**

Stony Brook University, New York

2015

Over the past couple of decades, digital design has prospered many miles. The availability of advanced EDA tools help cut design times, debugging issues and time-to-market (TTM). Understanding the digital design flow has now become crucial and many IP cores are being built in no time with use of advanced tools. The tools for front-end, back-end simulations have given industry freedom to experiment new complex designs.

The productivity of a digital designer is also a function of his ability to step up of a ramp and use the EDA tools to achieve faster designs and get the job done. Tools such as for synthesis, place and route, and timing verification have evolved over times with many variations and different command tools. Thus, the designer has to adjust with different and multiple UI's (user interfaces). In general industrial design, large CAD (Computer-Aided Design) teams are needed to provide such smoother flow control and results gathering capabilities via extensive scripting[5]. The thesis is based on learning and getting hands-on experience of new cuttingedge tools for faster designs.

First-in First-out (FIFO) design is crucial where the data has to be passed across different clock domains. Synchronous FIFO is used for first-in first-out read/write operation through a single clock port. This thesis describes the digital implementation of a synchronous FIFO with front-end and back-end flow using mostly Cadence Design Systems (CDS) and Mentor Graphics Corporation (MGC) EDA tools. Front-end involves logic design and simulation, logic synthesis and functional verification. Floorplanning, automatic placing and routing, clock-tree synthesis, timing closure and physical verification were performed as back-end design steps.

The ionizing radiations on a semiconductor device can cause bits to flip thereby changing the functionality of the digital IC causing a phenomenon called Single Event Upset (SEU). Thus, digital integrated circuits used for applications which expose them to radiations need to be SEU-tolerant. Many radiation-hardenedby-design (RHBD) techniques have been developed and one such technique is discussed in this thesis. This technique is called DICE (Dual-Interlocked Cell Storage).

As part of my work, drawing layouts and getting familiarized with the Process Design Kit (PDK) was necessary to complete a SEU-tolerant Flip Flop layout. In this process, TSMC 65nm, 130nm and IBM 130nm PDK's were studied and standard cells layouts were drawn. Dedicated to my professor Gianluigi and my parents ...

# Contents

Contents	vi
List of Figures	viii
Acknowledgements	x

1	Dig	ital VI	LSI Design Flow	1
	1.1	Introd	uction: RTL-GDSII Design Flow	1
	1.2		end Steps	
	1.3		end Steps	
2	Fro	nt-end	Design	9
	2.1	Synchi	ronous FIFO	9
	2.2	FIFO:	Front-end Design	10
3	Bac	k-end	Design	16
	3.1	FIFO:	Back-End Physical Design	16
		3.1.1	A short Introduction about the tool	17
		3.1.2	Importing Files	18
		3.1.3	Specifying Floorplan	21
		3.1.4	Power Rails	23
		3.1.5	Power Stripes	26
		3.1.6	Placing Cells	27
		3.1.7	Trial Route	29
		3.1.8	RC Extraction	30
		3.1.9	Timing Analysis	31
		3.1.10	Pre-CTS Optimization	31
		3.1.11	Clock Tree Synthesis (CTS)	32
		3.1.12	Post-CTS Optimization	35
		3.1.13	Nano Route	36

		3.1.14	Verify	Geon	letry				•														39
		3.1.15	Netlist	t Expe	ort.				•						•								40
		3.1.16	GDS I	Export	5																		40
		3.1.17	Power						• •														42
		3.1.18	Area						•	•		•	 •		•								42
4	Rad	liation-l	Harde	ened-l	oy-I	Des	ign	(R	H	BI	<b>)</b> )												44
	4.1	Single I	Event	Upset					• •														44
	4.2	Standar	rd Cel	ls Lay	out			•	•	•		•		•	•	•	•	•	•	•	•	•	47

# List of Figures

1.1	VLSI Design Flow	2
1.2	Different sample file representations of a simple logic	8
2.1		~
2.1	Area after synthesis	
2.2	Mapped Gates	
2.3	Timing Report	
2.4	Statistics Report	5
3.1	Basic Encounter EDI Flow	8
3.2	Importing files	1
3.3	Creating Configuration Files	1
3.4	Initial Floorplan	2
3.5	Loading Floorplan	3
3.6	Sized (customized) Floorplan	3
3.7	Adding Power Rails	4
3.8	Power Rings	4
3.9	Power Rings on design	õ
3.10	Power Rings- customized floorplan	5
	Power Stripes	б
	Power Stripes on design	б
3.13	Power Stripes- customized floorplan	7
	Placing Standard Cells	7
	Placement of Standard Cells	3
	Placement of Standard Cells- customized floorplan	3
	Placed cells without Nets	9
3.18	Trial Route Run	0
3.19	Extracting RC	1
3.20	Timing Analysis	1
	Timing Optimization	2
3.22	Clearing Violating Paths	3
	Selecting Metal Layers to route Clock Signal	
3.24	Generating Clock Specification File	4
	Clock Specification File	4
	Clock Synthesis Report	
	Analysis Mode	
	Post-CTS Timing Analysis	ő

3.29	Post-CTS optimization
3.30	Post-CTS Hold Timing Analysis
3.31	Nano Route
3.32	Adding Spare Cells: Filler
3.33	Post-placement of Fillers Cells
3.34	Post-placement of Fillers Cells -customized floorplan
3.35	Verify Geometry
3.36	Netlist Export
3.37	Final design
3.38	Amoeba View of the design 41
3.39	GDSII Export
3.40	Power
3.41	Power II
3.42	Area
4 1	
4.1	Master-Slave DFF
4.2	Dual Interlocked Storage Cell Flip Flop
4.3	Layout -D Flip Flop(reset) - TSMC 130nm
4.4	Layout- D Flip Flop (set/reset) - TSMC 130nm 48

# Acknowledgements

I, Aseem Gupta, hereby thank my advisor Prof. Gianluigi De Geronimo for his consistent efforts in progress of the project. He has guided me at each step oncourse the duration of my thesis and his intellect has inspired me to do hard work which has reaped results. I also thank with immense love my parents who have continuously supported me, motivated and encouraged me to pursue my interests and live my dreams. This thesis would not have been completed without contributions from all these people. Last but not the least, I thank God for giving me the mental and physical strengths to do my work and making me able to complete the project....

# Chapter 1

# Digital VLSI Design Flow

# 1.1 Introduction: RTL-GDSII Design Flow

The gadget world has grown tremendously over last 15 years. Thanks to the evergrowing silicon industry, we are now living in a much more advanced and safer world.

The development of a silicon chip used in electronic devices starts with sand (silica). This silicon, a semiconductor element, along with its compounds primarily make the transistor we use in integrated circuits.

It is so remarkable that we have been able to use sand to reach to the moon. Electronic design has been growing with development of automated EDA (Electronic Design Automation) tools.

With feature size shrinking as per Moore's Law, the design has grown in functionality and complexity. Number of transistors have been increasing giving designers to play with trade-offs such as power, performance and area. Digital design continues to evolve. The beauty of the digital design is its levels of abstraction. Today, we can design and simulate functionality at much higher level of abstraction which gives us more freedom to incorporate complex functionalities.

Figure 1.1 describes the VLSI Design Flow-




FIGURE 1.1: VLSI Design Flow

The flow shown in figure can be divided into two broad categories-

- 1. Front-end Design
- 2. Back-end Design

**Standard-Cell design methodology** has been chosen. This methodology uses EDA tools to automate the design flow.

**Standard Cells** are logic cells such as inverter, NAND, Flip Flops etc that we want to treat as black boxes during synthesis (memory blocks, custom body-bias circuits etc) and IO pad cells. All standard cells are of same height but different widths.

## **1.2** Front-end Steps

Front-end design includes-

- A. System Specification & Architecture
- B. HDL coding & Behavioral Simulation
- C. Synthesis & Gate-level Simulation

Step1 - In any design, specifications of the product are written first. Specifications describe abstractly the functionality, interface, and overall architecture of the digital circuit to be designed.

Step2 - A behavioral description is then created to analyze the design in terms of functionality, performance, compliance to standards, and other high-level issues. Behavioral descriptions can be written in any Hardware Description Language (HDL)[6]. **High-level synthesis** (HLS) design using HLS tools allows us to build design in C, C++ at much higher level of abstraction.

Step3 - Logic Design

RTL (Register-Transfer Level) design starts now. A digital RTL design engineer would look at the behavioral description and manually write the RTL code in HDL. From this point onwards, the flow is fully automated using CAD tools[6]. For specific cases and complex designs, a verification engineer would simultaneously look at the behavioral description and come up with his own verification methodology independent of the RTL design created by the RTL designer.

Now, there are various HDL's to choose from -

- 1. VHDL (Very High Speed IC Hardware Description Language)
- 2. Verilog
- 3. System Verilog

It depends on RTL (Register-transfer level) code writer whichsoever HDL is chosen for design. Each language has its pros and cons. In this thesis, SystemVerilog has been chosen in the design of FIFO. The code could be written in any editor window such as textedit or gedit.

Any code that is synthesizable is the RTL code. Designs using the RTL specify the characteristics of a circuit by operations and the transfer of data between the registers. An explicit clock is used.

RTL design contains exact timing bounds:operations are scheduled to occur at certain times.

The code has to be simulated to verify the correct functionality of the design. There are many logic simulation tools to see the waveforms of the signals and simulate the design for which the code has been written such as -

- 1. ModelSim by Mentor Graphics
- 2. Incisive Enterprise Simulator (SimVision) by Cadence Design Systems
- 3. Vivado Design IC Suite by Xilinx

4. Synopsys VCS

#### Step4 - Logic Synthesis

Once the design is successfully simulated and verified (Functional Verification) for its correct functionality, it is ready to be synthesized. This process is called **Logic Synthesis**.

Logic Synthesis tools convert RTL description to a gate-level netlist. Some synthesis tools are -

- 1. Cadence RTL RC Compiler
- 2. Synopsys Design Compiler

A standard cell design methodology makes use of standard cell library of a particular process technology and synthesizes the design. Synthesizing the design involves use of standard cells, constraint file, timing files of the technology used and produces a gate-level netlist made out of logic gates such as- AND, INV, Flip-Flop, OR etc.

The gate-level netlist is obtained after running the synthesis. A gate-level netlist is a description of the circuit in terms of gates and connections between them. This gate-level netlist is again simulated using simulation softwares to verify the correct functionality of the design. This sub-step is called **post-synthesis gatelevel simulation**.

All the above steps are discussed in detail in Chapter2.

## **1.3** Back-end Steps

Once the gate-level netlist is obtained, we are ready to layout (physical representation) the design.

All the steps of Back-end design are performed. These steps include -

**1. Design Import** - The necessary files such as the gate-level netlist (.v), timing information files (.lib), library exchange format (.lef) files, signal integrity (.cdb files) etc are imported into the back-end tool.

2. Floorplanning - The designer is required to determine die-size by arrangement of the IO's on pad frame and padframe to core. This step is a preparation step for power supplies; placement of IO pads, hard macros (RAM, PLL) and standard cells.

**3.** Power Planning and Routing - Power supplies to the core rows and Macros are specified. Designs vary in the physical location and the width of the supply lines. The tool will create connections between the core rows and core rings and the core rows to the core supply pads.

**4.** Cell Placement - Gate-level netlist is used to place the standard cells on the floorplan.

5. Clock-Tree Synthesis - After cell placement, placement of registers is known and the clock tree can be synthesized. Constraints like skew, slew, rise time and fall time can be specified in the clock-tree specification file (.ctstch). Clock Buffers and DECAPS are placed in the gaps of the floorplan[7].

6. Signal Routing - Signals as specified in the gate-level netlist need to be routed to complete physical placement of the design.

7. Timing Verification- The tool will try to optimize the timing by optimal routing i.e. the signals will be assembled by wires that span over several layers.

8. Physical Verification - The design is physically verified for DRC, ERC, antenna and LVS violations.

**9. GDS Export** - The final design is exported in GDSII format (Graphic Design Systems) format. This file contains the layout design in form of polygons and is sent out to the foundry to fabricate the design.

For a fully developed flow, it is recommended to include -

- 1. RC Extraction
- 2. Signal Integrity Check
- 3. Cross-talk
- 4. IR Drop Analysis

All these above steps are discussed in detail in Chapter 3.

Figure 1.2 shows a simple example of a combinational logic circuit giving an idea of sample .v, .lef and .lib files.

.v (gate-level netlist) - circuit in terms of gates and connections between them

- .lib files contains the timing information (delay of the gates)
- .lef files contains the geometry of the cells




FIGURE 1.2: Different sample file representations of a simple logic

# Chapter 2

# Front-end Design

## 2.1 Synchronous FIFO

A synchronous FIFO is a First-In-First-Out queue consisting of a storage array with control logic that manages the read and write of data and generates status flags. The number of rows of the array is called the DEPTH of the FIFO, and the bit length of each row is called the WIDTH of the FIFO. In this thesis design, Depth is 64-bit and and Width is 38-bit.

A synchronous FIFO has a single clock port for both data-read and data-write operations. These FIFO's are the ideal choice for high-performance systems due to high-operating speed. They also offer many other advantages that improve system performance and reduce complexity. These include status flags: synchronous flags, half-full, programmable almost-empty and almost-full flags. These FIFOs include features such as width expansion, depth expansion, and retransmit. Synchronous FIFOs are easier to use at high speeds because they use free-running clocks to time internal operations whereas asynchronous FIFOs require read and write pulses to be generated without an external clock reference[8].

# 2.2 FIFO: Front-end Design

After the design specifications and the behavioral description is written, the design is ready to be converted to RTL code.

Front-end design broadly includes following steps-

A. Logic Design

B. Logic Synthesis

C. Formal Verification

After synthesis, we perform gate-level simulation. In digital design, we do not go deep into transistor-level simulations unlike the analog design.

#### A. Logic Design

As the word says, this step deals with writing the RTL logic of the functionality we want in our chip. In digital design, a HDL (Hardware Description Language) code is written while analog designers make transistor-level schematics. Both are logic representations.

As previously explained, common hardware languages are - VHDL, Verilog and SystemVerilog. The written source code is simulated for correct functionality. This is called **logic simulation**.

For simulation, just as we draw testbenches for schematic design, we need a testbench to simulate the written HDL code. The testbench can be written in any language (software or hardware).

Logic Simulators available to simulate the written HDL and see waveforms are -

- 1. ModelSim by Mentor Graphics
- 2. Incisive Enterprise Simulator (SimVision) by Cadence Design Systems
- 3. Vivado Design IC Suite by Xilinx
- 4. Synopsys VCS

#### **B.** Logic Synthesis

After verifying the correct functionality of the design, it is ready to be synthesized if a synthesizable code has been written. The code has to be written very efficiently so that it does not have inferred latches while it is being synthesized.

The common EDA tools used for logic synthesis are -

- 1. Synopsys Design Compiler
- 2. Cadence RTL (RC) Compiler

The logic synthesis tool (RTL RC Compiler in this case) will take in the timing information (obtained from the characterization of the library technology) and synthesize our design with certain area, frequency and power. We can put our own constraints into synthesis step as per our requirement.

Input files to a logic synthesis tool -

1. .v (verified source verilog code) or .vhd (vhdl) or .sv (systemverilog) - This file is analogous to the schematic in analog design

2. .lib models (timing library information) - Slow, typical or fast (whatever mode we want the design to run). This step is analogous to choosing model libraries while performing simulation in ADE (Analog Design Environment)

3. Technology file - This file is very crucial as it specifies what technology (or process) the design has to build/synthesized with. We did not say for what technology we wrote the code. And this is exactly the beauty of digital design. If we want the same functionality for a different technology, we just need to change the path to new technology and the new technology timing library files. There is no need to write the HDL code again. On the contrary, schematics have to be redrawn for the new technology.

4. Constraint File (.sdc) - This is called the Synopsys Design Constraint file. Any constraint on clock, input delay, output delay, area, frequency etc can be included in this file. This file will be read by the logic synthesis tool and it will synthesize the design keeping in mind all the constraints specified in this file.

Output Files to a logic synthesis tool-

1. .v (Gate-level Netlist) - This file contains the synthesized circuit only in terms of gates such as AND, OR etc and the connection between them.

2. .sdc - The tool again generates a constraint file which is used in the back-end flow.

3. Power and area report - The tool reports the power and the approax area taken by the design (area of the cells only not of the wires as we have not routed the physical wires yet).

The results of logic synthesis steps have been shown in the figures below.

12

•••	X	Report Area			
Generated by: Encounter	(R) RTL Compiler F	RC14.13 - v14	.10-s027_1 (l	Nov 17 2014)	
Generated on: Aug 11 20	15 18:33:06				
Module: FIFO_v					
	1_CMOS8RF_STD sical_cells 25_V110_Pwc	_SLOW_V110	)_T125		
Instance	Cells Cell Area	Net Area	Total Area	Wireload	WL Flag
FIFO_v	1208 33912.96	31818.68	65731.64	<none></none>	(S)
	Close	Hel	p		

FIGURE 2.1: Area after synthesis

The tool reports area of the design. The total cell area and the nets area approax 65000 sq um.

We obtain the report of the full list of the mapped gates in our design.

•••		X Repo	rt Mapped Gates	3	
Generated by: Generated on: Module: FIFO Technology libi Operating conc Interconnect m	Aug 11 2015 _v raries: IBM_0 physic litions: T125	5 18:33:33 CMOS8RF cal_cells	_STD_SLOW_V1	14.10-s027_1 (Nov 17 20 10_T125	14)
Gate	Instances	Area		Library	
AND2_C	38			STD_SLOW_V110_T12	
AND2_E	29			STD_SLOW_V110_T12	_
AND2_H	4	46.08	IBM_CMOS8RF_	STD_SLOW_V110_T12	5
AND3_E	3	40.32	IBM_CMOS8RF_	STD_SLOW_V110_T12	5
AO21_D	1	13.44	IBM_CMOS8RF_	STD_SLOW_V110_T12	5
AO21_F	2	26.88	IBM_CMOS8RF	STD_SLOW_V110_T12	5
A02222 D	76	2042.88	IBM CMOS8RF	STD_SLOW_V110_T12	5
AO222 D	3	63.36	IBM CMOS8RF	STD SLOW V110 T12	5
AO22 F	10	153.60	IBM CMOS8RF	STD SLOW V110 T12	5
AOI21 B	47			STD SLOW V110 T12	_
A012222 F	38			STD_SLOW_V110_T128	_
AUI2222_F	38	Close		<u>SLOW_V110_112</u>	>

FIGURE 2.2: Mapped Gates

We have to make sure the **Slack** is not negative in Static Timing Analysis (STA). Slack is defined as the difference of the required time and the arrival time of the timing path.

At the frequency we provided in the constraint file, if the slack is positive, it is good as it means the signal was able to reach/arrive on time traversing the combinational path on time. The arrival time was less than the required (as specified in the slow/fast timing files).

If the slack comes out to be negative, we have to increase the time period (or reduce frequency) to get the timing meet in STA.

After the logic synthesis, the gate-level netlist obtained is again simulated for correct functionality of design. This is called **post-synthesis simulation**.

Airlines	Endpoint	Slack	(ns)	Rise Slew (	ine)	Fall Slew (ps)	
	ay_reg[14]]8)/SE		22242.00	1100 01011	1325.50	i an oron (poy	879.7
Pin	Тура	Fanout	Load (FF)	Slew (ps)	Delay (ps)	Arrival (ps)	-
lock 40MHz)	launch					0.00	
Lptr_reg[0]/CLK				0.00		0.00	
Lptr_reg[0]/Q	SDFF_E	8	62.40	276.50	31 3. 30	313.30	
36943/A					0.00	313.30	
36943/Z	OR2_E	2	15.50	112.40	194.40	507.70	
36920/A					0.00	507.70	
36920/Z	NOR2_B	4	34.80	753.60	385.10	892.80	
36873/A					0.00	892.80	
36873/Z	NOR2_B	4	54.10	759.60	515.20	1408.00	
36735/B					0.10	1408.10	
36735/Z	NOR2_E	38	240.40	1325.50	751.90	2160.00	
em_array_reg[14][8]/SE	SDFF_E				0.00	2160.00	
em_array_reg[14][8]/CLK	setup			0.00	598.00	2758.00	
lock 40MHz)	capture					25000.00	

FIGURE 2.3: Timing Report

And we see that the Slack is positive.

We also see the statistics giving clear picture of number and area of logic and sequential cells given by the statistics report.

#### C. Formal Verification

	X Report S	Statistics	
Generated by: Encou	nter(R) RTL Compiler	RC14.13 - v14.10-s0	27_1 (Nov 17 2014)
Generated on: Aug 11	2015 18:36:11		
Module: FIFO_v			
	IBM_CMOS8RF_STE physical_cells	)_SLOW_V110_T125	i
Operating conditions:	T125_V110_Pwc		
Interconnect mode: p	le		
Туре		Area	Area %
Type sequential	Instances 666		Area % 77.30
		26231.04	
sequential	666	26231.04 109.44	77.30
sequential inverter	666 19	26231.04 109.44 7572.48	77.30 0.30
sequential inverter logic	666 19 523	26231.04 109.44 7572.48	77.30 0.30 22.30

FIGURE 2.4: Statistics Report

A verification step is performed called Formal verification. The step is for logical equivalence checking through a tool. Gate-level netlist obtained after synthesis is checked against the RTL code.

This gate-level netlist is again simulated to verify functionality. This is called **post-synthesis gate-level simulation**.

This completes the Front-end part of the design.

# Chapter 3

# **Back-end Design**

# 3.1 FIFO: Back-End Physical Design

Tool- Cadence Encounter EDI141

Broadly, the following steps were performed-Netlist Import Floorplanning Power Routing Placement of standard cells Clock-Tree synthesis (CTS) Routing of standard cells Timing verification Physical DRC/LVS verification Sign-off/GDSII Export

### 3.1.1 A short Introduction about the tool

Cadence Encounter EDI is a complete tool for back-end design by Cadence Design Systems,Inc (CDS). It is an automated tool for placing & routing, clock-tree synthesis (CTS) and timing verification.

Input Files to Cadence Encounter -

- 1. Gate-level netlist(.v)
- 2. Library Exchange Format(.lef)
- 3. Timing Files/Liberty Files (.lib)
- 4. Synopsys Design Constraint (.sdc)
- 5. I/O pad file (.io)
- 6. Power and Ground Nets (VDD/VSS)

Output Files out of Cadence Encounter-

1. strmOutMap (GDSII ) file - This file has design in polygons and is understood by the foundry.

2. Design Exchange Format (DEF) File - The file is to import the design to virtuoso for a mixed-signal design or DRC/LVS physical verification.

The design in Cadence Encounter can be seen in three views-

- 1. Floorplan view
- 2. Amoeba view

#### 3. Placement view

Figure 3.1 below shows a basic Encounter EDI flow.




FIGURE 3.1: Basic Encounter EDI Flow

## 3.1.2 Importing Files

1. Gate-level netlist of the design (.v file) - The gate-level netlist obtained from logic synthesis tools (RC compiler) containing the circuit in terms of logic-gates and connections between them.

2. Library Exchange Format (.lef file) - These are the files which contains the technology information of a particular process technology. These files include the design rules for routing and abstract of the cells. These files do not contain any information about the internal netlist of the design.

**Abstract**- An abstract is a high-level representation of a layout view. An abstract contains information about the type and size of the cells, position of pins or terminals and the overall sizes of blockages. Standard cells are often saved in abstract format.

The abstracts are used in place of full layouts to improve the performance of place and route tools. After place and route is complete, the abstracts are replaced back with the layouts.

The information contained in the LEF file is the text version of the Virtuoso cell view abstract and includes layer names, layer widths and layer usage. LEF file can be obtained using abstract generator tool in Virtuoso.

LEF file has two different categories -

A. Technology/Tech LEF - contains physical information about routing layers, design rules, metal vias definitions, width, pitch, sheet resistance and sheet metal capacitance of the process technology

**B.** MACROS/Cell LEF - cells descriptions, cells dimensions, layout of pins and blockages, routing information of the each circuit block in the design library.

Note - Always Tech LEF is imported first and then the Macro LEF.

3. Timing Library Files/ Liberty Files ( .lib file) - These files are very important and specify the timing characteristics of each standard cell drawn in the technology. Each cell is separately wire-modelled against different load capacitances and PVT (Process, voltage and temperature) conditions. All these calculated experimental values are stored in timing files (.lib files). The bc(best case) and wc (worst case) conditions during design are tested by these max and min timing libraries. Liberate Altos is a tool for Library Characterization.

4. Pad file- This is the IO file which places the pad all around the die. This file is not included here as this digitally implemented block would become a part of a bigger layout design.

5. Power Information - This relates to the power nets to use in the layout. Power net names are those defined in the LEF technology file.

**File - Import Design**, this inputs all the files to the Encounter. The first one is the gate-level netlist obtained from RTL Compiler which is imported into Encounter EDI tool. Encounter only supports verilog-netlist(.v).

Also, our MMMC (Multi-Mode Multi Corner) configuration is setup by importing all the relevant subsidiary files.

6. Captable File - The capacitance value at different process parameters for 130nm technology.

**7.** Extraction File (.qrc) - he file is used to extract parasitic capacitances and resistances.

8. Signal Integrity (.cdb) -CDB (CeltIC dB) noise files are to prevent crosstalk.

<b>—</b>	X Design Import
Netlist:	
Verilog	
Files	idence/design_kits/encounter2/FIFO_v_testcase/design/FIFO_v.enc.dat/FIFO_v.v.gz
	Top Cell: Auto Assign . By User: FIFO_v
_ 0A	
Library:	
Cell	
View	· · · · · · · · · · · · · · · · · · ·
Technology/Physical Lib	raries:
0 0 A	
Reference Libraries:	
Abstract View Names:	
Layout View Names:	
<ul> <li>LEF Files</li> </ul>	/design_kits/encounter2/FIFO_v_testcase/libs/lef/IBM_CMOS8RF_CMOS8RF_SC.lef
LEF Files     Floorplan	/design_kits/encounter2/FIFO_v_testcase/libs/lef/IBM_CMOS8RF_CMOS8RF_SC.lef
•	
Floorplan	
Floorplan IO Assignment File	( <u>)</u> e
Floorplan IO Assignment File Power	(VDD
Floorplan IO Assignment File Power Power Nets:	VDD GND
Floorplan IO Assignment File Power Power Nets: Ground Nets: CPF File:	VDD GND
Floorplan IO Assignment File Power Power Nets: Ground Nets: CPF File: Analysis Configuration	VDD GND
Floorplan IO Assignment File Power Power Nets: Ground Nets: CPF File: Analysis Configuration	VDD GND e Vdesign_ktb/encounter2/FIFO_v_testcase/design/FIFO_v enc.dat/vievDefinition.tcl
Floorplan IO Assignment File Power Power Nets: Ground Nets: CPF File: Analysis Configuration	VDD GND
Floorplan IO Assignment File Power Power Nets: Ground Nets: CPF File: Analysis Configuration	VDD GND e Vdesign_ktb/encounter2/FIFO_v_testcase/design/FIFO_v enc.dat/viewDefinition.tcl

FIGURE 3.2: Importing files

9. Design Constraint File ( .sdc) - A constraint file outputted by RTL RC

Compiler.

Image: Big Sdc Files     Image: Big Sdc Files     Image: Big Sdc Files       Image: Big Delay Conterners     Image: Big Delay Conterners     Image: Big Delay Conterners       Image: Big Delay Conterners     Image: Big Delay Conterners     Image: Big Delay Conterners       Image: Big Delay Conterners     Image: Big Delay Conterners     Image: Big Delay Conterners       Image: Big Delay Conterners     Image: Big Delay Conterners     Image: Big Delay Conterners       Image: Big Delay Conterners     Image: Big Delay Conterners     Image: Big Delay Conterners       Image: Big Delay Conterners     Image: Big Delay Conterners     Image: Big Delay Conterners       Image: Big Delay Conterners     Image: Big Delay Conterners     Image: Big Delay Conterners       Image: Big Delay Conterners     Image: Big Delay Conterners     Image: Big Delay Conterners       Image: Big Delay Conterners     Image: Big Delay Conterners     Image: Big Delay Conterners       Image: Big Delay Conterners     Image: Big Delay Conterners     Image: Big Delay Conterners       Image: Big Delay Conterners     Image: Big Delay Conterners     Image: Big Delay Conterners       Image: Big Delay Conterners     Image: Big Delay Conterners     Image: Big Delay Conterners       Image: Big Delay Conterners     Image: Big Delay Conterners     Image: Big Delay Conterners       Image: Big Delay Conterners     Image: Big Delay Conterners     Image: Big Delay Conterners	Analysis View List	MMMC Objects	Wizard Help
For additional assistance with design import, press the <b>Next</b> button	<ul> <li>frait</li> <li>Cristiant Mode : side</li> <li>Soc Tiles</li> <li>Soc Tiles</li> <li>Soc Tiles</li> <li>Boby Corner : stat</li> <li>Boby Corne : stat</li> <li>Boby Corner : stat<td>Frit     Tringer/august/cadenc     Tringer/august/cadenc     Tringer/august/cadenc     Tringer/august/cadenc     Store     Store</td><td>specifying the necessary information to configure the system for RC extraction, delay calculation, and thiming analysis accluation, and thiming analysis accluation and this recommended that you configure the system as completing as possible for all steps of the implementation flow- through signoff. If not, you can always update the configuration, if necessary, as you proceed through the flow. If you are confidentiable using the MMMC Browser, you can use the <b>Wizard Off Stork</b> to thor to remove the help clualog, and proceed at your own pace.</td></li></ul>	Frit     Tringer/august/cadenc     Tringer/august/cadenc     Tringer/august/cadenc     Tringer/august/cadenc     Store     Store	specifying the necessary information to configure the system for RC extraction, delay calculation, and thiming analysis accluation, and thiming analysis accluation and this recommended that you configure the system as completing as possible for all steps of the implementation flow- through signoff. If not, you can always update the configuration, if necessary, as you proceed through the flow. If you are confidentiable using the MMMC Browser, you can use the <b>Wizard Off Stork</b> to thor to remove the help clualog, and proceed at your own pace.

FIGURE 3.3: Creating Configuration Files

# 3.1.3 Specifying Floorplan

After the configuration files are created, the original loaded floorplan looks like in the figure. The die area has been appended all around the core.




FIGURE 3.4: Initial Floorplan

#### Specify customized Floorplan

We specify the Aspect Ratio = 1, Core utilization = 70. Die Size (Width, Height) and Core Size (Width, Height) as per the area value of the design given out by the logic synthesis tool RTL Compiler. We can also change the die area around the core area of the chip.

# Size the Floorplan - 60 micron X 1090 micron, this dimension is a requirement for the project.

The initial floorplan was sized-customized as per the area report given by the RTL compiler in the logic synthesis step. The Encounter EDI tool automatically size the floorplan seeing the area but we could apply our own constraints.

Specify	Floorplan	
Basic Advanced		
Design Dimensions		
Specify By: 💿 Size 🔾 Die/IO/Core	Coordinates	
🖲 Core Size by: 🔾 Aspect Ratio:	Ratio (H/W):	454545455
	Core Utilization:	0.531636
	<ul> <li>Cell Utilization:</li> </ul>	0.531636
Dimension:	Width:	1100.0
	Height:	60.0
Die Size by:	Width:	1108.0
	Height:	68.0
Core Margins by: 🖲 Core to IO Bo	oundary	
Core to Die E	loundary	
Core to Left: 4	LO Core to Top:	4.0
Core to Right: 4	I.0 Core to Bottom:	4.0
Die Size Calculation Use: 🔾 Max	🖓 IO Height 🥑 Min I	O Height
Floorplan Origin at: 🛛 🖲 Lowe	r Left Corner 🔾 Cer	
		Unit: Micr

FIGURE 3.5: Loading Floorplan




FIGURE 3.6: Sized (customized) Floorplan

## 3.1.4 Power Rails

Its time to specify the power rails. We have to add the Global Net Connection. We will add two rails. VDD and GND.

Adding Power Rings all around the design.

By browsing **Power-Add Power Rings**, we can add VDD and GND all around the Floorplan Core. Make sure you route low metal layers for power rails. The

Connection List		Power Ground Connection	
VDD:PIN:*.VDD:All	_	Connect	
GND:PIN:".GND:All	-	Pin	
		O Tie High	
		O Tie Low	
		Instance Basename: *	
		Pin Name(s): GND	
		🔾 Net Basename:	
		Scope	
	$\mathbf{O}$	Single Instance:	
	0	O Under Module:	
	0	O Under Power Domain:	
		O Under Region: IX: 0.0 IIy: 0.0 ux: 0.0	ury: 0.0 🗎
		Apply All	
		To Global Net GND	
		Override prior connection	
		Verbose Output	
			Delete
		(Add to List) Update	Delete
Apply	Che	Reset Cancel	Help

FIGURE 3.7: Adding Power Rails

higher metal layers are wider and thus have more resistance resulting in greater IR drop.

Net(s):	GND VDE	)				
Ring Ty	pe					
🖲 Core	ring(s) cor	ntouring				
-		· · · ·	-	ig I/O boundary	/	
_		ected objects	3			
	. ring(s) are ach block	ound				
~	ach block ach reef					
~		wer domain/f	oncos/roofs			
			l/or group of c	ore rows		
				ups of core row	rs	
-		ared ring edg	0			
🔾 User i	defined co	ordinates:	·			MouseCli
	ore ring	O Block	< ring			
Ring Co	onfiguratio	n —				
Ring Co	-					
-	Тор:	Bottom:	Left:	Right:		
Layer:	Тор: М1 Н I	Bottom: M1 H	M2 V	M2 V I		
Layer: Width:	Top: M1 H 1	Bottom: M1 H	M2 V	M2 V I		
Layer: Width: Spacing	Top: M1 H 1 : 0.8	Bottom: M1 H 1 0.8	M2 V 1 0.8	M2 V I	Update	
Layer: Width: Spacing Offset:	Top: M1 H 1 : 0.8	Bottom: M1 H	M2 V 1 0.8	M2 V I	<u> </u>	

FIGURE 3.8: Power Rings

We see power rails on all 4 sides of our floorplan.

We see power rails on all 4 sides of our customized floorplan in Figure 3.10




FIGURE 3.9: Power Rings on design




FIGURE 3.10: Power Rings- customized floorplan

#### 3.1.5 Power Stripes

Adding Power Stripes By browsing to **Power -Add Power Stripes** we could run VDD and GND lines through the floorplan of the core.

Add Stripes (on asicdesign.inst.bnl.gov)	_ 🗆 🗙
Basic Advanced Via Generation	
C Set Configuration	
Net(s): GND VDD	
Layer: M2 Direction: • Vertical O Horizontal	
Width: 4 Spacing: 5	Update
Set Pattern	
Set-to-set distance: 100	
Number of sets: 1	
Bumps      Over      Between	
Over P/G pins Pin layer: Top pin layer     Max pin width: 0     Master name: Selected blocks All blocks	
Stripe Boundary	
Core ring	
Pad ring Inner     Outer     Design boundary     Create pins	
C Each selected block/domain/fence	
O All domains	
<ul> <li>Specify rectangular area.</li> </ul>	
<ul> <li>Specify rectilinear area</li> </ul>	
First/Last Stripe	
Start from: 💿 left 🔾 right	
Relative from core or selected area.     X from left: 0 X from right: 80	
X from left: 0 X from right: 80	
Option Set	
Edit Add Stripe Option	
- Commenting option	
OK Set Mode Apply Defaults Cancel	Help

FIGURE 3.11: Power Stripes

We see a M2 (Vertical) and M1(Horizontal) power stripes in the Floorplan design.

		g Verify Options PVS Tools Flows H		cāden
	╱╺╱╱╕╢┥╡╡╡╗╕ ╚╕╠╴╧╴╡╬╶╢ <sub>╘</sub> ╚╗	🕻 🕑   👶 🏫 📙 🏫 🔝	ov 🤹 🗆 🗖 🖉	online help
A A A A A A A A A A A A A A A A A A A				Layer Control
				All Colors
				Einstance ⊻
				Instance
				Block
I -				Std. Cell
i				Physical Cell
				IO Cell
				Area IO Cell
				Black Box
				🖽 Net 🖌
				(Fi)Cell
				Blockage
				🖽 Floorplan 🖌
				🗄 Partition 🗹 🗹
				Bump 🖌
				FIGrid
				⊞ Track ⊞ Congestion ⊻
				⊞Congestion ⊻ ⊞Multiple Color ⊻
				🕀 Miscellaneous 🖌
				⊟Wire&Via ⊻ PC(M0)
				CA(V01)
				M1(M1)
				V1(V12)
				M2(M2)
				V2(V23) M3(M3)
				VL(V34)
				MQ(M4) 🛛 🖉 🖬
				VQ(V45)
				MG(M5)
		38		FY(V56)
				ET(V67)
				elNum:0 (244.270, 89.958) In Memory

FIGURE 3.12: Power Stripes on design

The thickness and the placement of these power rings and power stripes are in designers' hand and can be controlled through the tool.




FIGURE 3.13: Power Stripes- customized floorplan

#### 3.1.6 Placing Cells

The Encounter reads in the Tech LEF and the MACRO LEF file and places the standard cells in the rows of the floorplan as per the rules information contained in the LEF. All cells have the same height and but are different in width.

• • •		XP	lace		
🖲 Run Full Pla	cement 🔾 Run	Incremental Pla	cement 🔾 Run	Placement In F	loorplan Mode
Optimization 0	ptions				
✓ Include Pre- □ Include In-PI	Place Optimiza ace Optimizatio				
Number of Local	CPU(s): 1	Set Multiple Cl	PU		
<u>о</u> к	Apply	Mode	Defaults	Cancel	Help
_	_	_	_	_	_

FIGURE 3.14: Placing Standard Cells

Placement of standard cells in the rows of the floorplan shown in the Figure 3.15

e Edit View Partition Floorplan Power Place Optimize Clock Route Timing Verify Options PVS Tools Flows Help	cādeno
∋ ⊟   ୬ ୧   0       ■ \/ ୬ ୬ ୬ \/   0   0 , 0 , 0 , 0   0   0   0   0   0	
	🔛 🕰 🗊 online help
	Layer Control
	All Colors
	Instance ⊻ ⊻ Instance
	Block
	Std. Cell
	Cover Cell 🛛 🗹 🖉
	Physical Cell 🔤 🗹 💆
	IO Cell 🛛 🗹 🗹
	Area IO Cell 📃 🗹 💆
	Black Box
	⊞Module ⊻ ⊻ ⊞Net ⊻
	🗄 Blockage 🛛 🗹 🖌
	⊞Row ⊻ ⊞Floorplan ⊻
	⊞Floorplan ⊻ ⊻ ⊞Partition ✓
	FTBump 🗸 🗸
	🗄 Power 🗹 🔽
	⊞Grid ⊞Track
	⊞ Congestion ⊻
	🗄 Multiple Color 🗹
	⊞Miscellaneous ⊻ • ⊟Wire&Via ✓
	PC(M0)
	CA(V01)
	M1(M1)
	V1(V12)
	M2(M2)
	V2(V23)
	M3(M3)
	VL(V34)
	VQ(V45)
	MG(M5)
	FY(V56)
	LY(M6) 🛛 📈 🗹
	FT(V67)
to select single object. Shift+Click to de/select multiple objects.	um:0 (323.779, 226.541) Routed

FIGURE 3.15: Placement of Standard Cells




FIGURE 3.16: Placement of Standard Cells- customized floorplan

Turn off the visibility of the nets in the design and just have a look at the placed standard cells (Figure 3.17).




FIGURE 3.17: Placed cells without Nets

Now we will tell the tool what process technology we are using.

setDesignMode -process 130

The above command is to specify the process technology because it sets capacitive filters and extraction effort level based on the process node. This is done through command line.

#### 3.1.7 Trial Route

Trial Route is run to check the congestion. We can specify how many maximum number of routing metal layers we want to use in our design. After running trial route, we look for congestion in the design through congestion markers. There might be numbers in the form of **H: -top/bottom** or **V: -top/bottom**. H stands for horizontal congestion and V stands for vertical congestion. The - top

is for the required number of routing tracks used in this area and - bottom is the available routing tracks.

Note- This is only a trial route for Global Assignments. The signals are routed by Nano Route engine later.

🗖 Trial Route (on asicdesign.ins 🗕 🗆 🗙
Trial Route Effort Level
<ul> <li>prototyping</li> </ul>
🔾 low effort
e medium effort
◯ high effort
use routing guide FIFO_v.guide
🗌 save routing to 🛛 FIFO_v.route 📄
ignore routing obstruct
handle partition
max. route layer: 🚺
OK Mode Cancel Help

FIGURE 3.18: Trial Route Run

#### 3.1.8 RC Extraction

The capacitance and resistance values for all the nets in the design are extracted by the extract RC form.

Extraction is run in pre-route mode prior to signal routing and in post-route mode after the signals are routed with the NanoRoute license of the tool.

The RC extraction mode can be changed by the **Options-Set Mode- Specify** Extraction Mode

Select Timing-Extract RC




FIGURE 3.19: Extracting RC

#### 3.1.9 Timing Analysis

One thing to ponder here, how are we running Timing Analysis without having a clock in the design. The tool is smart enough to assume an ideal clock with transition delay value of 0.1 ps (pico second).

Use Existing Extrac	tion and Timing Data
Design Stage	
🔾 Pre-Place 💿 Pr	e-CTS 🔾 Post-CTS 🔾 Post-Route 🔾 Sign-O
Analysis Type	
🖲 Setup 🛛 🔾 Ho	bid
🔄 Include SI	
Reporting Options	
Number of Paths:	50
Report file(s) Prefix:	FIFO_v_preCTS
	timingReports

FIGURE 3.20: Timing Analysis

#### 3.1.10 Pre-CTS Optimization

Before we do clock tree synthesis (CTS), it is better to optimize the design to fix all the timing violations. There may be violations in the design such as -

- 1. Setup and Hold Violations
- 2. DRV (Design Rule Violations max transitions and max capacitance violations)

Therefore, timing optimization is run several times during the implementation flow to fix the above issues.



FIGURE 3.21: Timing Optimization

After running this, all the violating paths would go away as the tool runs optimization many times till we the design is free from any kind of violation.

Here, its a screenshot from the command terminal window of the design-

#### 3.1.11 Clock Tree Synthesis (CTS)

Its time to route the clock in the design. For this, we have to generate clock specification file(.ctstch). There are two ways to generate a clock specification file

- 1. Hand-written clock specification file
- 2. Tool-generated clock specification file




FIGURE 3.22: Clearing Violating Paths

We could browse to Clock- Synthesize Clock Tree - Mode- Mode Setup -Route EM tab, here we can specify on which metal layers we want the clock signals to get routed. Select Metal layers for Top and Bottom Preferred routing layers for Non-Leaf Nets and Leaf Nets.




FIGURE 3.23: Selecting Metal Layers to route Clock Signal

It is advisable to let EDI generate the Clock Specification(.ctstch) file. Generation of this file depends on the constraint file (.sdc) file imported while creating the MMMC configuration file in Step1. SDC file (Constraint file) contains the information about the clock ports, time period, pulse width, duty cycle, rise time, fall time of the clock signal. We manually put those constraints to the design while generating the .sdc (constraint file) from the logic synthesis tool.

Cells List		Selected Cells	
INVERT_H INVERT_I	Add	BUFFER_N	
INVERT_J		INVERT_0	
INVERT_K INVERT_L			
INVERT_M INVERT_N	Delet	te	
INVERT_0			
tput Specification File: Clo	ck.ctstch		

FIGURE 3.24: Generating Clock Specification File

After running the above command, we browse through our design directory and have a look at the generated Clock Specification (.ctstch) file. This is how it looks like-




FIGURE 3.25: Clock Specification File

We see the all the clock parameters- Slew, Skew, Rise time, Fall time in the file.

			aguptagaticdesignencounter2	
Elle Edit View Jerminal Tabs Hel				
lax displacement: 15.20 um (Inst				
Length: 14 sites, height	: 1 rows, site name:	CORE, cell type: A02222_D		
otal net length = 5.733e+84 (4.				
untime: CPU: 8:00:00.8 REAL: 0:	00:00.0 MEM: 747.6MB			
** Finished refinePlace (0:01:5	6 mem=747.6M) ***			
**** Refine Placement Finished		MEM: 747.68291)		
*** Clock Tree clk Stat ****				
otal Clock Level : 4				
Top Nodes *****				
lk delay[0(ps) 0(ps)] { clk_l				
wel 4 (Total=666 Sink=666	1			
rvel 3 (Total=48 Sink=0	INVERT N=48)			
rvel 2 (Total=14 Sink=0	BUFFER N=14)			
	INVERT 0=1)			
otal Sinks : 666				
Analysis View: slow				
Clock clk Pre-Route 1				
	1			
	666			
	63			
r. of Level (including gates) :				
	0.1(ps)			
	0.1(ps)			
o Driving Cell Specified!				
ax trig. edge delay at sink(R):	mem_array_reg[14][4	1)/CLK 322.6(ps)		
in trig. edge delay at sink(R):	mem_array_reg[2][33	8]/CLK 298.2(ps)		
	(Actual)	(Regulred)		
ise Phase Delay :	298.2~322.6(ps)	0-10(ps)		
all Phase Delay :	301-329(ps)	0-10(ps)		
	24.4(ps)	1000 (ps)		
	24.4(ps)			
	28(ps)			
		250(ps)		
ax. Rise Buffer Tran.	206.4(ps)			
ax. Rise Buffer Tran. ax. Fall Buffer Tran.	206.4(ps) 117.9(ps)	250(ps)		
ax. Rise Buffer Tran. ax. Fall Buffer Tran. ax. Rise Sink Tran.	206.4(ps) 117.9(ps) 113.3(ps)	250 (ps) 250 (ps)		
ax. Rise Buffer Tran. ax. Fall Buffer Tran. ax. Rise Sink Tran. ax. Fall Sink Tran.	206.4(ps) 117.9(ps) 113.3(ps) 79(ps)	250(ps) 250(ps) 250(ps)		
ax. Rise Buffer Tran. ax. Fall Buffer Tran. ax. Rise Sink Tran. ax. Fall Sink Tran. in. Rise Buffer Tran.	206.4(ps) 117.9(ps) 113.3(ps) 79(ps) 97.7(ps)	250 (ps) 250 (ps) 250 (ps) 0 (ps)		
xx. Rise Buffer Tran. xx. Fall Buffer Tran. xx. Rise Sink Tran. xx. Fall Sink Tran. in. Fall Sink Tran. in. Fall Buffer Tran.	206.4(ps) 117.9(ps) 113.3(ps) 79(ps) 97.7(ps) 77.1(ps)	250(ps) 250(ps) 250(ps) 0(ps) 0(ps)		
ax. Rise Buffer Tran. ax. Fall Buffer Tran. ax. Rise Sink Tran. ax. Fall Sink Tran. in. Rise Buffer Tran. in. Fall Buffer Tran. in. Rise Sink Tran.	206.4(ps) 117.9(ps) 113.3(ps) 79(ps) 97.7(ps) 77.1(ps) 102.7(ps)	250(ps) 250(ps) 250(ps) 0(ps) 0(ps) 0(ps)		
xx. Rise Buffer Tran. xx. Fall Buffer Tran. xx. Rise Sink Tran. xx. Fall Sink Tran. in. Rise Buffer Tran. in. Fall Buffer Tran. in. Rise Sink Tran.	206.4(ps) 117.9(ps) 113.3(ps) 79(ps) 97.7(ps) 77.1(ps)	250(ps) 250(ps) 250(ps) 0(ps) 0(ps)		
xx. Bise Buffer Tran. xx. Fall Buffer Tran. xx. Fall Sink Tran. xx. Fall Sink Tran. in. Rise Buffer Tran. in. Rise Sink Tran. in. Fall Sink Tran.	206.4(ps) 117.9(ps) 113.3(ps) 79(ps) 97.7(ps) 97.7(ps) 102.7(ps) 67.4(ps)	250(ps) 250(ps) 250(ps) 0(ps) 0(ps) 0(ps)		
<pre>xx. Rise Buffer Tran. xx. Fall Buffer Tran. xx. Rise Sink Tran. xx. Fall Sink Tran. xx. Fall Sink Tran. x. Rise Buffer Tran. x. Rist Buffer Tran. x. Fall Buffer Tran. x. Fall Sink Tran. ew slow : skew = 24.4ps (requi)</pre>	206.4(ps) 117.9(ps) 113.3(ps) 79(ps) 97.7(ps) 97.7(ps) 102.7	250(ps) 250(ps) 250(ps) 0(ps) 0(ps) 0(ps)		
xx. Rise Buffer Tran. xx. Fall Buffer Tran. xx. Rise Sink Tran. xx. Fall Sink Tran. in. Rise Buffer Tran. in. Rise Sink Tran. in. Fall Suffer Tran. in. Fall Sink Tran. ter slow : skew = 24.4ps (requi	206.4(ps) 117.9(ps) 113.3(ps) 79(ps) 97.7(ps) 97.7(ps) 102.7	250(ps) 250(ps) 250(ps) 0(ps) 0(ps) 0(ps)		
ax, Rise Buffer Tran. ax, Fall Buffer Tran. ax, Rise Sink Tran. ax, Rise Sink Tran. In, Rise Buffer Tran. In, Rise Buffer Tran. In, Rise Sink Tran. In, Rise Sink Tran. In, Rise Sink Tran. Isew Ilew : skew = 24.4ps (requi lew fast : skew = 11.2ps (requi	206.4(ps) 117.9(ps) 113.3(ps) 79(ps) 97.7(ps) 77.1(ps) 102.7(ps) 67.4(ps) red = 1000ps) red = 1000ps)	200(ps) 230(ps) 250(ps) 80(ps) 0(ps) 0(ps) 0(ps)		
<pre>xx. Rise Buffer Tran. xx. Fall Buffer Tran. xx. Rise Sink Tran. xx. Rise Sink Tran. in. Fall Sink Tran. in. Fall Buffer Tran. in. Rise Sink Tran. in. Rise Sink Tran. ew Slow : skew = 24.4ps (requi ew fast : skew = 11.2ps (requi merating Clock Analysis Report</pre>	2005.4(ps) 117.9(ps) 113.3(ps) 79(ps) 97.7(ps) 77.1(ps) 102.7(ps) 67.4(ps) 67.4(ps) red = 1000ps) red = 1000ps) clock report/clock.	200(ps) 230(ps) 250(ps) 80(ps) 0(ps) 0(ps) 0(ps)		
<pre>xx. Rise Buffer Tran. xx. Rise Buffer Tran. xx. Rise Sink Tra</pre>	2005.4(ps) 117.9(ps) 113.3(ps) 79(ps) 97.7(ps) 77.1(ps) 102.7(ps) 67.4(ps) 67.4(ps) red = 1000ps) red = 1000ps) clock report/clock.	200(ps) 230(ps) 250(ps) 80(ps) 0(ps) 0(ps) 0(ps)		
xx. Rise Buffer Tran. xx. Rell Buffer Tran. xx. Rise Sink Tran.	2006.4(ps) 117.9(ps) 113.7(ps) 97.7(ps) 97.7(ps) 97.7(ps) 102.7(ps) 102.7(ps) 104.7(ps) 10	28(ps) 224(ps) 28(ps) 28(ps) 0(ps) 0(ps) 0(ps)		
xx. Rise Buffer Tran. xx. Rail Buffer Tran. xx. Rail Stak Tran. xx. Rail Stak Tran. https://www.ran. https://www.ran. https://www.ran. xx.sise.Stak Tran. https://www.ran. xx.sise.Stak Tran. https://www.ran. https://www.ran. https://www.ran. https://www.ran. https://www.ran. https://www.ran. https://www.ran. https://www.ran. https://www.ran. https://www.ran. https://www.ran. https://www.ran. https://www.ran. https://www.ran. https://www.ran. https://www.ran. https://www.ran. https://www.ran. https://wwww.ran. https://wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww	2005.4(ps) 117.9(ps) 113.3(ps) 77(ps) 97.7(ps) 97.7(ps) 102.7(ps) 102.7(ps) 102.7(ps) 102.7(ps) red = 1000ps) red = 1000ps) clock_report/clock. .1) -0:00:00.6 real=0:00	28(ps) 224(ps) 28(ps) 28(ps) 0(ps) 0(ps) 0(ps)		
<pre>xx. Rise Buffer Tran. xx. Rail Buffer Tran. xx. Fall Sink Tran. xx. Fall Sink Tran. xx. Fall Sink Tran. in. Sise Buffer Tran. in. Fall Sink Tran. for Slow : skew = 24.4ps (regg) for slow = 24.4ps (regg) for slow = 11.2ps (regg) for slow = 11</pre>	2005.4(ps) 117.9(ps) 113.3(ps) 77.(ps) 97.7(ps) 97.7(ps) 102.7(ps) 102.7(ps) red = 1000ps) red = 1000ps) red = 1000ps) clock_report/clock. .1)	28(ps) 224(ps) 28(ps) 28(ps) 0(ps) 0(ps) 0(ps)		
ax. Rise Buffer Tran. ax. Rise Buffer Tran. ax. Rise Sink Tran. by Rise Sink Tran. by Rise Buffer Tran. by Rise Sink Tran. constant Sink Tran. by Rise Sink Tran. constant Sink Tran. by Rise Sink Tran. constant Sink Tran. Constant Sink Tran. Constant Sink Tran. Constant Sink Tran. Constant Sink Tran. Constant Sink Tran. Sink Sink Tran. Constant Sink Tran. Sink Sink Tran. Constant Sink Tran. Sink Sink Sink Sink Sink Sink Sink Sink	2005.4(ps) 117.9(ps) 113.3(ps) 77(ps) 97.7(ps) 97.7(ps) 102.7(ps) 104.7(ps) 105.	226(ps) 228(ps) 229(ps) 0(ps) 0(ps) 0(ps) 0(ps) 1.81.0 mam-747.00) ***		
No. Rise Burfer Tree. St. Fall Burfer Tree. St. Fall Store Tree. St. Fall Store Tree. St. Fall Store Tree. In. Fall Burfer Tree. In. Fall Burfer Tree. In. Fall Burfer Tree. St. Star Store Tree. Store Store : Store - 21.4pg (regg) Store Start : Store - 21.4pg (regg) Store Start : Store - 21.4pg (regg) Store Store :	2005.4(ps) 117.5(ps) 117.5(ps) 113.3(ps) 27(ps) 97.7(1ps) 97.7(1ps) 102.7(ps) 67.4(ps) red = 1000ps) red = 1000ps) clock_report/clock. .1) -=:88:80.6 real=0:88 7 mm=-247.601 ****	236(19) 236(19) 236(19) 0(9) 0(9) 0(9) 0(9) 10(9)		
No. Rise Buffer Tree. As All Buffer Ten. As Fall Buffer Ten. Bar Fall Som Tren. Ins. Rose Buffer Ten. Ins. Rose Buffer Ten. Ins. Fall Som Tren. Ten. Ten. Ten. Som Ten. Som Ten.	2005.4(ps) 117.5(ps) 113.5(ps) 113.5(ps) 113.5(ps) 97.7(ps) 97.7(ps) 102.7(ps) 1	234(p) 234(p) 46(p)		
ax. Rise Buffer Tree. As all Buffer Tree. As fail Buffer Tree. As fail Buffer Tree. As fails Buffer Tree. As fails Buffer Tree. In Rise Buffer Tree. In Rise Sum Tran. In Rise Sum Tree. Sum Tr	2005.4(ps) 117.5(ps) 113.3(ps) 27((ps) 97.1(ps) 97.1(ps) 102.7(ps) 67.4(ps) 67.4(ps) 67.4(ps) 67.4(ps) 67.4(ps) 67.4(ps) 67.4(ps) 67.4(ps) 67.4(ps) 67.4(ps) 67.4(ps) 67.4(ps) 67.4(ps) 7.2(ps) 67.4(ps) 67.4(ps) 7.2(ps) 67.4	236(p) 236(p) 26(p) 4		
ax. Rise Barfer Tran. Ax. Rise Barfer Tran. A rest barfer Tran. Ax. Fall Star Tran. Barl Barfer Tran. Barl Barfer Tran. Barl Barfer Tran. Barl Star Tran	2005.4(ps) 117.5(ps) 113.3(ps) 113.3(ps) 113.3(ps) 113.3(ps) 102.7(ps)	254(pr) 254(pr) 8(pr) 8(pr) 8(pr) 8(pr) 1:01.6 mm/247.60()*** 61.7 mm/247.60()*** 1:01.6 mm/247.60()*** 1:01.6 mm/247.60()*** 1:01.7 mm/247.60()*** 1		
sak. Alse Barter Tran. Sak. Ruse Slav Tran. Sak. Ruse Slav Tran. Sak. Fata Slav Tran. Sak. Fata Slav Tran. Sak. Fata Slav Tran. Sak. Fata Slav Tran. Sak. Slav Slav Tran. Sak. Slav Slav Tran. Sak. Slav Slav Tran. Sak. Slav Slav Slav Slav Slav energeting for Slav	2005.4(ps) 117.5(ps) 113.3(ps) 113.3(ps) 113.3(ps) 113.3(ps) 102.7(ps)	254(pr) 254(pr) 8(pr) 8(pr) 8(pr) 8(pr) 1:01.6 mm/247.60()*** 61.7 mm/247.60()*** 1:01.6 mm/247.60()*** 1:01.6 mm/247.60()*** 1:01.7 mm/247.60()*** 1		
ax. Rise Buffer Tree. As Rill Buffer Tree. As Rill Buffer Tree. As Rill Buffer Tree. As Rise Buffer Tree. As Rise Buffer Tree. In Rise Star Tree. In Rise Star Tree. In Rise Star Tree. Start Start Rise - Rise Rise Rise Generating Clock Analysis Report Cost Analysis (PU Tree Sender Generating Clock Analysis Report Cost Analysis (PU Tree Sender Cost Rise Rise Rise Rise Rise Cost Rise Rise Rise Rise Rise Starting Refrances (B01) Rations (Cost Research Rise Restrict Setting Fiscances). Restrict Refrances (B01) Restrict Refrances (B01) Restric	2005.4(ps) 117.9(ps) 117.9(ps) 117.9(ps) 117.9(ps) 117.1(ps) 102.7(ps)	254(pr) 254(pr) 8(pr) 8(pr) 8(pr) 8(pr) 1:01.6 mm/247.60()*** 61.7 mm/247.60()*** 1:01.6 mm/247.60()*** 1:01.6 mm/247.60()*** 1:01.7 mm/247.60()*** 1		
sak. Alse Barter Tran. Sak. Ruse Slav Tran. Sak. Ruse Slav Tran. Sak. Fata Slav Tran. Sak. Fata Slav Tran. Sak. Fata Slav Tran. Sak. Fata Slav Tran. Sak. Slav Slav Tran. Sak. Slav Slav Tran. Sak. Slav Slav Tran. Sak. Slav Slav Slav Slav Slav energeting for Slav	2005.4(ps) 117.9(ps) 117.9(ps) 117.9(ps) 117.9(ps) 117.1(ps) 102.7(ps)	254(pr) 254(pr) 8(pr) 8(pr) 8(pr) 8(pr) 1:01.6 mm/247.60()*** 61.7 mm/247.60()*** 1:01.6 mm/247.60()*** 1:01.6 mm/247.60()*** 1:01.7 mm/247.60()*** 1		

FIGURE 3.26: Clock Synthesis Report

#### 3.1.12 Post-CTS Optimization

Select the mode On-Chip Variation (OCV) and Common Path Pessimism Removal (CPPR).

Timing Ch Setup	
Timing Mo	ode
🔾 Single	Best and Worst Case On-Chip Variation
🖌 CPPR	
🖌 Clock Ga	ating Check

FIGURE 3.27: Analysis Mode

Running the timing analysis post-CTS. After routing the clock, we once again do the timing analysis.

Design Stage         Pre-Place       Pre-CTS         Post-Route       Sign-Off         Analysis Type         Setup       Hold         Include SI	Advanced e Existing Extractio	on and Timing Data
Analysis Type Setup Hold Include SI		
Setup     General Hold     Include SI	re-Place 🔾 Pre-C	CTS 🧕 Post-CTS 🔾 Post-Route 🔾 Sign-Off
Number of Paths: 50		50
Report file(s) Prefix:         FIFO_v_postCTS           Output Directory:         timingReports	ber of Paths:	1000
	ort file(s) Prefix:	

FIGURE 3.28: Post-CTS Timing Analysis

Post-CTS optimization

Optimiza	ation (on asi	cdesign.inst.bn	l.gov) 💷 🗙
-Design Stage			]
Pre-CTS	🖲 Post-CTS	O Post-Route	<ul> <li>Sign-Off</li> </ul>
Optimization T	ype		
🛃 Setup		🔲 Hold	
🔾 Incremental			
💿 Design Rule	s Violations		
🖌 Max Cap			
🕑 Max Tran			
📃 Max Fano	ut		
🔲 Include SI 🌘	SI Options		
	pply <u>M</u> ode	<u>D</u> efault	<u>Close H</u> elp

FIGURE 3.29: Post-CTS optimization

Post-CTS Optimization - Hold

Change the configuration to HOLD time from SETUP and again do the post-CTS Timing analysis.

#### 3.1.13 Nano Route

To complete the timing closure on the design, we need to prevent crosstalk. Thus, the design is run with global and detail routing using NanoRoute[4].

Timing Analysi	is (on asicdesign.inst.bnl.gov) 📃 🗖
Basic Advanced	
Use Existing Extrac	tion and Timing Data
Design Stage	
🔾 Pre-Place 🔾 Pre	e-CTS 🖲 Post-CTS 🔾 Post-Route 🔾 Sign-Off
Analysis Type	
🔾 Setup 🛛 💿 Ho	ld
🔲 Include SI	
Reporting Options	
Number of Paths:	50
Report file(s) Prefix:	FIFO_v_postCTS
Output Directory:	timingReports
ОК	Apply (Cancel Help

FIGURE 3.30: Post-CTS Hold Timing Analysis

To close timing and prevent crosstalk, we enable two options in NanoRoute-

- 1. Timing Driven
- 2. SI (Signal Integrity) Driven

Note- To check the crosstalk noise through SI driven option, we have to include capacitance table (or QRC technology) files while setting up the configuration files in the MMMC browser.

The empty space in the floorplan (where standard cells are not placed) is filled up by the filler cells. These are spare filler cells which have no connection to the standard cells and are just used to fill up the gaps in the floorplan.

After placing the filler cells (generally the Clock Buffers)-

NanoRoute (on asicdesign.inst.bnl.gov)
CRouting Phase
Global Route
✓ Detail Route Start Iteration 0 End Iteration default
Post Route Optimization 🔲 Optimize Via 🔄 Optimize Wire
Concurrent Routing Features
Fix Antenna 🔄 Insert Diodes Diode Cell Name
✓ Timing Driven         Effort         5         Congestion         Timing         S.M.A.R.T.
✓ SI Driven Post Route SI SI Victim File
Litho Driven
Post Route Litho Repair
CRouting Control
Selected Nets Only Bottom Layer default Top Layer default
Area Route Area O Select Area and Route
Job Control
🖌 Auto Stop
Number of Local CPU(s): 1
Number of CPU(s) per Remote Machine: 1
Number of Remote Machine(s): 0
Set Multiple CPU
QK Apply Attribute Mode Save Load Cancel Help

FIGURE 3.31: Nano Route




FIGURE 3.32: Adding Spare Cells: Filler

e Edit View Partition Floorplan Power Place Optimize Clock Route Timing Verlfy Options PVS Tools Flows Help	cāden
] +	🛄 🕰 📳 online help
	Layer Control
	· · · · · · · · · · · · · · · · · · ·
	All Colors
	Instance Solution
	Block
	Std. Cell
	Cover Cell
	Physical Cell 🛛 🗹 🖢
	IO Cell
	Area IO Cell
	Black Box
	⊞Module ⊻ ⊞Net ⊻
	E Cell
	🕀 Blockage 🖌 🖌
	⊞Row ⊞Floorplan
	⊞Floorplan ⊻ ⊞Partition ⊻
	⊞Bump ⊻
	🖽 Power 🗹 🖌
	⊞Grid
	ECongestion
	🗄 Multiple Color 🗹
	🗄 Miscellaneous 🗹 🖢
	⊟Wire&Via ⊻
	PC(M0)
	M1(M1)
	V1(V12)
	M2(M2)
	V2(V23)
	M3(M3) 📉 🗹
	VL(V34)
	MQ(M4)
	VQ(V45)
	MG(M5) S S
	LY(M6)
	FT(V67)
	K Starter Hills

FIGURE 3.33: Post-placement of Fillers Cells




FIGURE 3.34: Post-placement of Fillers Cells -customized floorplan

#### 3.1.14 Verify Geometry

This step is done to verify the geometry. If the technology/PDK has rules written compatible with PVS (Physical Verification Systems) tool, we can do DRC/LVS in EDI only.

Verify Geometry (	on asicdesign.inst.bnl.gov) 📃 🗖
Basic Advanced	
<ul> <li>Verification Area</li> </ul>	
<ul> <li>Entire area</li> </ul>	
O Specify Draw	
X1: 0 Y1:	
X2: 0 Y2:	
Layer Range: To	op Layer: M1 🕨 Bottom Layer: M8 🕨 📗
Check	
📝 Minimum Width	🗹 Minimum Spacing
🗹 Minimum Area	🗹 Same Net Spacing
🗹 Short	Geometry Antenna
🗹 Cell Overlap	Off Routing Grid
<ul> <li>Insufficient Metal Overla</li> <li>MinHole</li> </ul>	ap 🗹 Off Manufacturing Grid
MinHole	✓ Implant Check ✓ MinStep
Via Enclosure	Merged MGrid Check
Allow	
Pin In Blockage	
Same Cell Violations	
Verlap of Pad Fille	
Overlap of Paul File	
	Blockage And Cell Blockage
OK <u>A</u> pply	<u>R</u> eset <u>C</u> ancel <u>H</u> elp

FIGURE 3.35: Verify Geometry

#### 3.1.15 Netlist Export

Since, we have routed many nets (CTS), the final netlist imported in the encounter has modified a lot. At last, we export the final netlist (.v) file from the encounter. This file will serve as our schematic when we do DRC/LVS in Virtuoso.

<ul> <li>✓ Include Intermediate Cell Definition</li> <li>✓ Include Leaf Cell Definition</li> <li>Netlist File: FIFO_v.v</li> </ul>
<u>O</u> K <u>C</u> ancel <u>H</u> elp

FIGURE 3.36: Netlist Export

#### 3.1.16 GDS Export

After performing all the steps, our final design is shown in figure below




FIGURE 3.37: Final design

Final Design in the Amoeba view looks like-




FIGURE 3.38: Amoeba View of the design

GDSII (Graphic Design Systems) Export

The design is exported in GDSII format to verify DRC/LVS in Virtuoso if not done in PVS in EDI. This export will create strMapOut file.

Sector GDS/OASIS Export
Output Format 💿 GDSII/Stream 🔾 OASIS
Output File FIFO_v.gds 🖻
Map File 🛛 streamOut.map 🖻
Library Name DesignLib
Structure Name FIFO_v
🗌 Attach Instance Name to Attribute Number
Attach Net Name to Attribute Number
🗌 Merge Files 📄 📄 Uniquify Cell Names
Stripes 1
🔄 Write Die Area as Boundary
Write abstract information for LEF Macros
Units 1000 M
Mode ALL >
OK <u>Apply</u> <u>Cancel Help</u>

FIGURE 3.39: GDSII Export

#### 3.1.17 Power

We can use report power command to get the tool give power of the design. The command from the terminal is -

 $report_power$ 




FIGURE 3.40: Power

Power of the design is as follows-

At 40MHz frequency,

Switching power - 0.38 mW

Leakage power - 0.041 mW

#### 3.1.18 Area

We can use report area command to get the tool give the area of the design. The area reported was approax 35000 sq. um. Total area with nets is around 65000 sq um as reported after synthesis also.

The command from the terminal is report\_area.

Total Power:	0	.90346535					8
		Internal Power	Switching Power	Leakage Power	Total Power	Percentage (%)	
Sequential			0.02747	0.3341	0.3616	40.02	
Combinational					0.1181		
Clock (Combinational)			0.3818		0.4238		
Clock (Sequential)							
			0.4492	0.4542			
	Voltage	Internal Power		Leakage Power	Total Power		
			0.4492	0.4542			

FIGURE 3.41: Power II




FIGURE 3.42: Area

We finish the design here. Virtuoso Export and mixed-signal integration would be performed in the upcoming project while integrating this digital implementation in a bigger top-level layout.

### Chapter 4

# Radiation-Hardened-by-Design (RHBD)

#### 4.1 Single Event Upset

Silicon chips used in applications where they are exposed to ionizing radiations such as outer-space applications, high-ionized ion source (Large Hadron Collider, Heavy Ion Collider) must be hardened against the radiations in order to make them function properly. These radiations can cause undesirable effects in the devices, such as flipping the state of the memory cells or other effects caused by accumulation of trapped charges induced by radiation.

The error induced by an incident particle on a digital integrated circuit (IC) is called a Single Event Upset (SEU). A large number of electron-hole pairs is generated, for an equivalent charge in excess to 1pC, by the incident particle which follows its way to the circuit node making it a sensitive node. This perturbation may propagate through the circuit resulting in operational errors[1]. For instance, if a circuit node with voltage interruptions due to incident particles belongs to a memory state (latch), it is highly likely to flip the state of the memory thereby completely reversing the logic causing a SEU. These kind of errors/flaws in the design can be very hazardous for the functioning of the chip. Imagine a SEU causing RESET bit to flip, thereby causing the entire functionality to go in reset mode.

With feature size getting smaller and smaller, the problem of SEU has increased manifold. Smaller feature sizes translate to smaller capacitances and held charges, allowing radiation of even smaller energies to upset vulnerable/sensitive nodes[2].

SEU mitigation is necessary to ensure data integrity. Semiconductor Associations have realized the need of building radiation-tolerant ASIC's and have come up with many Radiation-Hardened-by-Design (RHBD) techniques[2].

One such technique is the Dual Interlocked Cell Storage (DICE). Before that, lets see the functioning of a basic Flip-Flop Cell.

The D-Flip Flop operates in two mode-

1. Master

2. Slave

Both configurations have back-to-back inverters as shown in the figure 4.1

Master - Clk Low - Transparent Mode Clk High- Hold mode

At the rising edge of the clock (positive-edge triggered), the output Q of a flip-flop follows input data D. Master configuration of FF passes the data (Transparent) when the clock is low and holds the information when the clock is high. This is achieved by back-to-back inverters topology, thus making a memory.

Slave - Clk Low - Hold Mode Clk High - Transparent mode

In slave configuration, the data is in hold mode when clock is low and is passed when clock is high. Transmission gate is one topology to use as a switch.

With this Master-Slave configuration, we achieve proper functioning of Flip-flop at clock edges.




FIGURE 4.1: Master-Slave DFF

The DICE-DFF configuration shown in Figure 4.2 is able to behave as radiationtolerant configuration for milliCoulombs of charge. The charge pulse of 50mA current and 1ns time period (50pC charge) was injected to see if the configuration was able to sustain the charge. The result was found out to be positive. On the contrary, normal Flip Flop configuration can sustain only femtoCoulombs of charge.




FIGURE 4.2: Dual Interlocked Storage Cell Flip Flop

#### 4.2 Standard Cells Layout

Technology - TSMC 130nm Cell - DFF

The digital ground was separated from the analog substrate. The D flip-flop is only a reset Flip Flop.

Technology - TSMC 130nm Cell - DFFSR

This configuration of DFF is the set-reset configuration.

All these design steps have helped me complete my thesis. Through this thesis, I have learnt to draw efficient layouts, study and analyze SEU designs and developed strong capabilities working on RTL-to-GDSII design flow using CAD tools.



FIGURE 4.3: Layout -D Flip Flop(reset) - TSMC 130nm




FIGURE 4.4: Layout- D Flip Flop (set/reset) - TSMC 130nm

# Abbreviations

FIFO	First-in First-out
CAD	$\mathbf{C} omputer\textbf{-} \mathbf{A} ided \ \mathbf{D} esign$
VLSI	Very Large Scale Integration
CDS	Cadence Design Systems
MGC	Mentor Graphics Corporation
EDA	Electronic Design Automation
ASIC	Application Specific Integrated Circuit
FPGA	Field Programmable Gate Array
SoC	$\mathbf{S}$ ystem-on- $\mathbf{C}$ hip
RTL	$\mathbf{R}$ egister Transfer Level
HDL	Hardware Description Language
VHDL	Very High Speed IC Hardware Description Language
PPA	Power Performance Area
ECO	Engineering Change Order
Q-o-S	$\mathbf{Q}$ uality-of- $\mathbf{S}$ ilicon
Q-o-R	$\mathbf{Q}$ uality-of- $\mathbf{R}$ esults
TTM	Time-to-Market
TAT	TurnAround Time
EDI	Encounter Digital Implementation
CPF	Common Power File
SDC	$\mathbf{S}$ ynopsys $\mathbf{D}$ esign $\mathbf{C}$ onstraint
SDF	Standard Delay Format
LEC	Logic Equivalence Checking
CCD	Conformal Constraint Designer

CLP	Conformal Low Power
LEF	Library Exchange Format
DEF	Design Exchange Format
MMMC	$\mathbf{M}$ ulti $\mathbf{M}$ ode $\mathbf{M}$ ulti $\mathbf{C}$ orner
STA	Static Timing Analysis
CTS	Clock Tree Synthesis
GTD	Global Timing Debug
OCV	On Chip Variation
CPPR	Common Path Pessimism Removal
AAE	$\mathbf{A}$ dvanced $\mathbf{A}$ nalysis $\mathbf{E}$ ngine
SI	Signal Integrity
GDSII	Graphic Design Systems II
LIB	Liberty Files
ILM	Interface Logic Models
TLM	${\bf T} {\bf ransaction} \ {\bf L} {\bf evel} \ {\bf M} {\bf odelling}$
DRC	$\mathbf{D}$ esign $\mathbf{R}$ ule $\mathbf{C}$ heck
ERC	Electrical Rule Checking
DRV	$\mathbf{D}$ esign $\mathbf{R}$ ule $\mathbf{V}$ iolations
LVS	$\mathbf{L} ayout \ vs \ \mathbf{S} chematic$
$\mathbf{PVS}$	$\mathbf{P}\text{hysical Verification System}$
FHM	${\bf F} {\rm ast} \ {\bf H} {\rm ardware} \ {\bf M} {\rm odels}$
ELS	$\mathbf{E} \mathrm{m} \mathrm{b} \mathrm{e} \mathrm{d} \mathrm{e} \mathrm{d} \mathbf{L} \mathrm{ogic} \ \mathbf{S} \mathrm{ynthesis}$
BST	Behavior Structure Timing
CFS	Constraint Functionality Separation
CTOS	C-to-Silicon
HLS	$\mathbf{H} igh \ \mathbf{L} evel \ \mathbf{S} ynthesis$
BIST	$\mathbf{B} uilt\text{-}\mathbf{I} n \ \mathbf{S} elf \ \mathbf{T} est$
ATPG	Automated Test Pattern Generation
JTAG	$\mathbf{J} \mathbf{o} \mathbf{i} \mathbf{n} \mathbf{T} \mathbf{e} \mathbf{s} \mathbf{t} \mathbf{A} \mathbf{c} \mathbf{t} \mathbf{i} \mathbf{o} \mathbf{n} \mathbf{G} \mathbf{r} \mathbf{o} \mathbf{u} \mathbf{p}$
$\mathbf{DFT}$	Design For Testability
$\mathbf{DFM}$	$\mathbf{D}\mathrm{esign}\ \mathbf{F}\mathrm{or}\ \mathbf{M}\mathrm{anufacturability}$

## Bibliography

- An SEU-Tolerant DICE Latch Design With Feedback Transistors, IEEE Transactions on Nuclear Science, Vol. 62, No.2, April 2015
- The 90nm Double-DICE Storage Element To Reduce Single-Event Upsets, IEEE 978-1-4244-4480-9/09(c)2009 IEEE
- [3] Revisiting Dual Interlocked Cell Storage (DICE) Single Event Upset (SEU) Sensitivity, NASA at Microelectronic Reliability & Qualification Working (MRQW) meeting 2013 and HIREV Industry Day, published on nepp.nasa.gov
- [4] Cadence Online Support: Rapid Adoption Kit (RAK), Introduction to Encounter Digital Implementation (EDI) System 13.2 and Block Implementation Flow, Cadence Design Systems Inc.
- [5] Cadence CDNLive Boston 2014 Proceedings: Digital & Sign-off
- [6] Verilog HDL: A guide to Digital Design & Synthesis by Samir Palnitkar
- [7] Top-Down Digital Design Flow by Alain Vachoux, Microelectronic Systems Lab, STI-IEL-LSM
- [8] Understanding Synchronous FIFOs, Cypress, AN1042