Toggle navigation
Login
Toggle navigation
View Item
DSpace Home
College of Engineering and Applied Sciences
Technical Reports
View Item
DSpace Home
College of Engineering and Applied Sciences
Technical Reports
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
A transistor reordering algorithm for the performance optimization of CMOS digital circuits
View/
Open
CEAS--617.pdf (6.978Mb)
Author
Carlson, Bradley S.
Chen, C.Y. Roger
Metadata
Show full item record
Preview in Universal Viewer
URI
http://hdl.handle.net/1951/37286
http://hdl.handle.net/11401/65597
Collections
Technical Reports
[460]
Search DSpace
This Collection
Browse
All of DSpace
Communities & Collections
By Issue-Date
Authors
Titles
Subjects
This Collection
By Issue-Date
Authors
Titles
Subjects
My Account
Login
Register