A simulation-based investigation on the effect of transistor reordering on the timing behavior of MOS digital circuits

View/Open

CEAS--635.pdf (7.613Mb)

Author

Carlson, Bradley S.

Chen, C.Y. Roger

Metadata

Show full item record

Preview in Universal Viewer

URI

http://hdl.handle.net/1951/37269
http://hdl.handle.net/11401/65600

Collections

• Technical Reports [460]