Show simple item record

dc.identifier.urihttp://hdl.handle.net/11401/77827
dc.description.sponsorshipThis work is sponsored by the Stony Brook University Graduate School in compliance with the requirements for completion of degree.en_US
dc.formatMonograph
dc.format.mediumElectronic Resourceen_US
dc.language.isoen_US
dc.publisherThe Graduate School, Stony Brook University: Stony Brook, NY.
dc.typeDissertation
dcterms.abstractCloud-scale data centers increasingly use a rack rather than a machine as the basic building block to provide vital support for applications. To meet the diverse range of service requirements, the concept of disaggregated rack architecture has been proposed recently, in which a rack consists not of a set of self-contained hosts, but of a CPU/memory pool, a disk pool, and a network interface (NIC) pool, which are connected through a high-bandwidth and low-latency rack-area network. A major deployment advantage of the disaggregated rack architecture is that it allows different system components, i.e. CPU, memory, disk, and NIC, to be upgraded according to their own technology cycle. By consolidating each type of system components, it also enables more efficient and flexible resource allocation and utilization. This dissertation proposes Marlin, a memory-based rack area network architecture that takes a PCIe-based network, originally designed for intra-host backplane in a single machine and extends it into a inter-host backplane for communication in a data center rack. By virtue of being based on PCIe, Marlin presents a memory-based addressing model for both I/O device sharing among multiple hosts and inter-host communications, and as a result offers hardware-based remote direct memory access (HRDMA) as a first-class communications primitive between servers within a rack. Marlin supports socket-based communications for legacy network applications and cross-machine zero memory copying for applications designed specifically to take full advantage of Marlin. Finally, Marlin is positioned as an NFV (Network Function Virtualization) platform and proposes a fully direct interrupt delivery hypervisor which minimizes the performance overhead associated with I/O virtualization, a key consideration in NFV. Empirical measurements on a fully operational Marlin prototype based on 4-lane Gen3 PCIe technology show that the one-way kernel-to-kernel latency is 8.5μ sec and the end-to-end sustainable TCP throughput is 19.6 Gbps.
dcterms.available2017-09-26T17:08:56Z
dcterms.contributorDas, Samir R.en_US
dcterms.contributorChiueh, Tzi-ckeren_US
dcterms.contributorFerdman, Michaelen_US
dcterms.contributorTeng, Tian-Lih.en_US
dcterms.creatorTu, Cheng-Chun
dcterms.dateAccepted2017-09-26T17:08:56Z
dcterms.dateSubmitted2017-09-26T17:08:56Z
dcterms.descriptionDepartment of Computer Science.en_US
dcterms.extent113 pg.en_US
dcterms.formatApplication/PDFen_US
dcterms.formatMonograph
dcterms.identifierhttp://hdl.handle.net/11401/77827
dcterms.identifierTu_grad.sunysb_0771E_11764.pdfen_US
dcterms.issued2014-05-01
dcterms.languageen_US
dcterms.provenanceSubmitted by Jason Torre (fjason.torre@stonybrook.edu) on 2017-09-26T17:08:56Z No. of bitstreams: 1 Tu_grad.sunysb_0771E_11764.pdf: 2966481 bytes, checksum: d9a5aecbc664fb36483eacba306a59b6 (MD5)en
dcterms.provenanceMade available in DSpace on 2017-09-26T17:08:56Z (GMT). No. of bitstreams: 1 Tu_grad.sunysb_0771E_11764.pdf: 2966481 bytes, checksum: d9a5aecbc664fb36483eacba306a59b6 (MD5) Previous issue date: 2014-05-01en
dcterms.publisherThe Graduate School, Stony Brook University: Stony Brook, NY.
dcterms.subjectComputer science
dcterms.subjectI/O Virtualization, MR-IOV, Network Function Virtualization, Non-Transparent Bridge, PCI Express, Rack Disaggregation
dcterms.titleMemory-Based Rack Area Networking
dcterms.typeDissertation


Files in this item

Thumbnail
Thumbnail

This item appears in the following Collection(s)

Show simple item record