| dc.identifier.uri | http://hdl.handle.net/1951/59571 | |
| dc.identifier.uri | http://hdl.handle.net/11401/71145 | |
| dc.description.sponsorship | This work is sponsored by the Stony Brook University Graduate School in compliance with the requirements for completion of degree. | en_US |
| dc.format | Monograph | |
| dc.format.medium | Electronic Resource | en_US |
| dc.language.iso | en_US | |
| dc.publisher | The Graduate School, Stony Brook University: Stony Brook, NY. | |
| dc.type | Dissertation | |
| dcterms.abstract | Complementary Metal-Oxide-Semiconductor (CMOS) technology is currently the most widely used integrated circuit technology today. As CMOS approaches the physical limitations of scaling, it is unclear whether or not it can provide long-term support for niche areas such as high-performance computing and telecommunication infrastructure, particularly with the emergence of cloud computing. Alternatively, superconductor technologies based on Josephson junction (JJ) switching elements such as Rapid Single Flux Quantum (RSFQ) logic and especially its new variant, Energy-Efficient Rapid Single Flux Quantum (ERSFQ) logic have the capability to provide an ultra-high-speed, low power platform for digital systems. The objective of this research is to design and evaluate energy-efficient, high-speed 32-bit integer Arithmetic Logic Units (ALUs) implemented using RSFQ and ERSFQ logic as the first steps towards achieving practical Very-Large-Scale-Integration (VLSI) complexity in digital superconductor electronics. First, a tunable VHDL superconductor cell library is created to provide a mechanism to conduct design exploration and evaluation of superconductor digital circuits from the perspectives of functionality, complexity, performance, and energy-efficiency. Second, hybrid wave-pipelining techniques developed earlier for wide datapath RSFQ designs have been used for efficient arithmetic and logic circuit implementations. To develop the core foundation of the ALU, the ripple-carry adder and the Kogge-Stone parallel prefix carry look-ahead adder are studied as representative candidates on opposite ends of the design spectrum. By combining the high-performance features of the Kogge-Stone structure and the low complexity of the ripple-carry adder, a 32-bit asynchronous wave-pipelined hybrid sparse-tree ALU has been designed and evaluated using the VHDL cell library tuned to HYPRES' gate-level characteristics. The designs and techniques from this research have been implemented using RSFQ logic and prototype chips have been fabricated. As a joint work with HYPRES, a 20 GHz 8-bit Kogge-Stone ALU consisting of 7,950 JJs total has been fabricated using a 1.5 ??m 4.5 kA/cm^2 process and fully demonstrated. An 8-bit sparse-tree ALU (8,832 JJs total) and a 16-bit sparse-tree adder (12,785 JJs total) have also been fabricated using a 1.0 ??m 10 kA/cm^2 process and demonstrated under collaboration with Yokohama National University and Nagoya University (Japan). | |
| dcterms.available | 2013-05-22T17:34:06Z | |
| dcterms.available | 2015-04-24T14:46:09Z | |
| dcterms.contributor | Hong, Sangjin | en_US |
| dcterms.contributor | Dorojevets, Mikhail | en_US |
| dcterms.contributor | Salman, Emre | en_US |
| dcterms.contributor | Wong, Jennifer. | en_US |
| dcterms.creator | Ayala, Christopher Lawrence | |
| dcterms.dateAccepted | 2013-05-22T17:34:06Z | |
| dcterms.dateAccepted | 2015-04-24T14:46:09Z | |
| dcterms.dateSubmitted | 2013-05-22T17:34:06Z | |
| dcterms.dateSubmitted | 2015-04-24T14:46:09Z | |
| dcterms.description | Department of Computer Engineering | en_US |
| dcterms.extent | 172 pg. | en_US |
| dcterms.format | Monograph | |
| dcterms.format | Application/PDF | en_US |
| dcterms.identifier | Ayala_grad.sunysb_0771E_11230 | en_US |
| dcterms.identifier | http://hdl.handle.net/1951/59571 | |
| dcterms.identifier | http://hdl.handle.net/11401/71145 | |
| dcterms.issued | 2012-12-01 | |
| dcterms.language | en_US | |
| dcterms.provenance | Made available in DSpace on 2013-05-22T17:34:06Z (GMT). No. of bitstreams: 1
Ayala_grad.sunysb_0771E_11230.pdf: 20440269 bytes, checksum: 3a1046996be4ac612cd98310d7a66de8 (MD5)
Previous issue date: 1 | en |
| dcterms.provenance | Made available in DSpace on 2015-04-24T14:46:09Z (GMT). No. of bitstreams: 3
Ayala_grad.sunysb_0771E_11230.pdf.jpg: 1894 bytes, checksum: a6009c46e6ec8251b348085684cba80d (MD5)
Ayala_grad.sunysb_0771E_11230.pdf.txt: 232026 bytes, checksum: 231c40160067f1018ee8f5cf4a618e6b (MD5)
Ayala_grad.sunysb_0771E_11230.pdf: 20440269 bytes, checksum: 3a1046996be4ac612cd98310d7a66de8 (MD5)
Previous issue date: 1 | en |
| dcterms.publisher | The Graduate School, Stony Brook University: Stony Brook, NY. | |
| dcterms.subject | adder, ALU, ERSFQ, Josephson junction, RSFQ, wave-pipelining | |
| dcterms.subject | Computer engineering--Electrical engineering--Physics | |
| dcterms.title | Energy-Efficient Wide Datapath Integer Arithmetic Logic Units Using Superconductor Logic | |
| dcterms.type | Dissertation | |
